ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB68:
  26              		.file 1 "./Core/Src/stm32f1xx_hal_msp.c"
   1:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_hal_msp.c **** /**
   3:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:./Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:./Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:./Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:./Core/Src/stm32f1xx_hal_msp.c ****   *
  10:./Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:./Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:./Core/Src/stm32f1xx_hal_msp.c ****   *
  13:./Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:./Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:./Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:./Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:./Core/Src/stm32f1xx_hal_msp.c ****   *
  18:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:./Core/Src/stm32f1xx_hal_msp.c ****   */
  20:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:./Core/Src/stm32f1xx_hal_msp.c **** 
  22:./Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:./Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:./Core/Src/stm32f1xx_hal_msp.c **** 
  26:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:./Core/Src/stm32f1xx_hal_msp.c **** 
  28:./Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:./Core/Src/stm32f1xx_hal_msp.c **** 
  31:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 2


  33:./Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:./Core/Src/stm32f1xx_hal_msp.c **** 
  36:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:./Core/Src/stm32f1xx_hal_msp.c **** 
  38:./Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:./Core/Src/stm32f1xx_hal_msp.c **** 
  41:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:./Core/Src/stm32f1xx_hal_msp.c **** 
  43:./Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:./Core/Src/stm32f1xx_hal_msp.c **** 
  46:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:./Core/Src/stm32f1xx_hal_msp.c **** 
  48:./Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:./Core/Src/stm32f1xx_hal_msp.c **** 
  51:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:./Core/Src/stm32f1xx_hal_msp.c **** 
  53:./Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:./Core/Src/stm32f1xx_hal_msp.c **** 
  56:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:./Core/Src/stm32f1xx_hal_msp.c **** 
  58:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:./Core/Src/stm32f1xx_hal_msp.c **** 
  60:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:./Core/Src/stm32f1xx_hal_msp.c **** 
  62:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:./Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:./Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:./Core/Src/stm32f1xx_hal_msp.c ****   */
  66:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:./Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39              	.LBB2:
  68:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:./Core/Src/stm32f1xx_hal_msp.c **** 
  70:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:./Core/Src/stm32f1xx_hal_msp.c **** 
  72:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 72 3
  41 0006 154B     		ldr	r3, .L2
  42 0008 9B69     		ldr	r3, [r3, #24]
  43 000a 144A     		ldr	r2, .L2
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 3


  44 000c 43F00103 		orr	r3, r3, #1
  45 0010 9361     		str	r3, [r2, #24]
  46 0012 124B     		ldr	r3, .L2
  47 0014 9B69     		ldr	r3, [r3, #24]
  48 0016 03F00103 		and	r3, r3, #1
  49 001a BB60     		str	r3, [r7, #8]
  50 001c BB68     		ldr	r3, [r7, #8]
  51              	.LBE2:
  52              	.LBB3:
  73:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3
  54 001e 0F4B     		ldr	r3, .L2
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 0E4A     		ldr	r2, .L2
  57 0024 43F08053 		orr	r3, r3, #268435456
  58 0028 D361     		str	r3, [r2, #28]
  59 002a 0C4B     		ldr	r3, .L2
  60 002c DB69     		ldr	r3, [r3, #28]
  61 002e 03F08053 		and	r3, r3, #268435456
  62 0032 7B60     		str	r3, [r7, #4]
  63 0034 7B68     		ldr	r3, [r7, #4]
  64              	.LBE3:
  65              	.LBB4:
  74:./Core/Src/stm32f1xx_hal_msp.c **** 
  75:./Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:./Core/Src/stm32f1xx_hal_msp.c **** 
  77:./Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:./Core/Src/stm32f1xx_hal_msp.c ****   */
  79:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3
  67 0036 0A4B     		ldr	r3, .L2+4
  68 0038 5B68     		ldr	r3, [r3, #4]
  69 003a FB60     		str	r3, [r7, #12]
  70 003c FB68     		ldr	r3, [r7, #12]
  71 003e 23F0E063 		bic	r3, r3, #117440512
  72 0042 FB60     		str	r3, [r7, #12]
  73 0044 FB68     		ldr	r3, [r7, #12]
  74 0046 43F00073 		orr	r3, r3, #33554432
  75 004a FB60     		str	r3, [r7, #12]
  76 004c 044A     		ldr	r2, .L2+4
  77 004e FB68     		ldr	r3, [r7, #12]
  78 0050 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80:./Core/Src/stm32f1xx_hal_msp.c **** 
  81:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:./Core/Src/stm32f1xx_hal_msp.c **** 
  83:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:./Core/Src/stm32f1xx_hal_msp.c **** }
  80              		.loc 1 84 1
  81 0052 00BF     		nop
  82 0054 1437     		adds	r7, r7, #20
  83              		.cfi_def_cfa_offset 4
  84 0056 BD46     		mov	sp, r7
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0058 80BC     		pop	{r7}
  88              		.cfi_restore 7
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 4


  89              		.cfi_def_cfa_offset 0
  90 005a 7047     		bx	lr
  91              	.L3:
  92              		.align	2
  93              	.L2:
  94 005c 00100240 		.word	1073876992
  95 0060 00000140 		.word	1073807360
  96              		.cfi_endproc
  97              	.LFE68:
  99              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 100              		.align	1
 101              		.global	HAL_TIM_Base_MspInit
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	HAL_TIM_Base_MspInit:
 107              	.LFB69:
  85:./Core/Src/stm32f1xx_hal_msp.c **** 
  86:./Core/Src/stm32f1xx_hal_msp.c **** /**
  87:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:./Core/Src/stm32f1xx_hal_msp.c **** */
  92:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:./Core/Src/stm32f1xx_hal_msp.c **** {
 108              		.loc 1 93 1
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 16
 111              		@ frame_needed = 1, uses_anonymous_args = 0
 112 0000 80B5     		push	{r7, lr}
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 7, -8
 115              		.cfi_offset 14, -4
 116 0002 84B0     		sub	sp, sp, #16
 117              		.cfi_def_cfa_offset 24
 118 0004 00AF     		add	r7, sp, #0
 119              		.cfi_def_cfa_register 7
 120 0006 7860     		str	r0, [r7, #4]
  94:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 121              		.loc 1 94 15
 122 0008 7B68     		ldr	r3, [r7, #4]
 123 000a 1B68     		ldr	r3, [r3]
 124              		.loc 1 94 5
 125 000c B3F1804F 		cmp	r3, #1073741824
 126 0010 14D1     		bne	.L5
 127              	.LBB5:
  95:./Core/Src/stm32f1xx_hal_msp.c ****   {
  96:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:./Core/Src/stm32f1xx_hal_msp.c **** 
  98:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 128              		.loc 1 100 5
 129 0012 154B     		ldr	r3, .L8
 130 0014 DB69     		ldr	r3, [r3, #28]
 131 0016 144A     		ldr	r2, .L8
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 5


 132 0018 43F00103 		orr	r3, r3, #1
 133 001c D361     		str	r3, [r2, #28]
 134 001e 124B     		ldr	r3, .L8
 135 0020 DB69     		ldr	r3, [r3, #28]
 136 0022 03F00103 		and	r3, r3, #1
 137 0026 FB60     		str	r3, [r7, #12]
 138 0028 FB68     		ldr	r3, [r7, #12]
 139              	.LBE5:
 101:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 102:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 140              		.loc 1 102 5
 141 002a 0022     		movs	r2, #0
 142 002c 0021     		movs	r1, #0
 143 002e 1C20     		movs	r0, #28
 144 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 103:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 145              		.loc 1 103 5
 146 0034 1C20     		movs	r0, #28
 147 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 104:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 105:./Core/Src/stm32f1xx_hal_msp.c **** 
 106:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 107:./Core/Src/stm32f1xx_hal_msp.c ****   }
 108:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 109:./Core/Src/stm32f1xx_hal_msp.c ****   {
 110:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 111:./Core/Src/stm32f1xx_hal_msp.c **** 
 112:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 113:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 114:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 115:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 116:./Core/Src/stm32f1xx_hal_msp.c **** 
 117:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 118:./Core/Src/stm32f1xx_hal_msp.c ****   }
 119:./Core/Src/stm32f1xx_hal_msp.c **** 
 120:./Core/Src/stm32f1xx_hal_msp.c **** }
 148              		.loc 1 120 1
 149 003a 10E0     		b	.L7
 150              	.L5:
 108:./Core/Src/stm32f1xx_hal_msp.c ****   {
 151              		.loc 1 108 20
 152 003c 7B68     		ldr	r3, [r7, #4]
 153 003e 1B68     		ldr	r3, [r3]
 108:./Core/Src/stm32f1xx_hal_msp.c ****   {
 154              		.loc 1 108 10
 155 0040 0A4A     		ldr	r2, .L8+4
 156 0042 9342     		cmp	r3, r2
 157 0044 0BD1     		bne	.L7
 158              	.LBB6:
 114:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 159              		.loc 1 114 5
 160 0046 084B     		ldr	r3, .L8
 161 0048 DB69     		ldr	r3, [r3, #28]
 162 004a 074A     		ldr	r2, .L8
 163 004c 43F00203 		orr	r3, r3, #2
 164 0050 D361     		str	r3, [r2, #28]
 165 0052 054B     		ldr	r3, .L8
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 6


 166 0054 DB69     		ldr	r3, [r3, #28]
 167 0056 03F00203 		and	r3, r3, #2
 168 005a BB60     		str	r3, [r7, #8]
 169 005c BB68     		ldr	r3, [r7, #8]
 170              	.L7:
 171              	.LBE6:
 172              		.loc 1 120 1
 173 005e 00BF     		nop
 174 0060 1037     		adds	r7, r7, #16
 175              		.cfi_def_cfa_offset 8
 176 0062 BD46     		mov	sp, r7
 177              		.cfi_def_cfa_register 13
 178              		@ sp needed
 179 0064 80BD     		pop	{r7, pc}
 180              	.L9:
 181 0066 00BF     		.align	2
 182              	.L8:
 183 0068 00100240 		.word	1073876992
 184 006c 00040040 		.word	1073742848
 185              		.cfi_endproc
 186              	.LFE69:
 188              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_TIM_MspPostInit
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	HAL_TIM_MspPostInit:
 196              	.LFB70:
 121:./Core/Src/stm32f1xx_hal_msp.c **** 
 122:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 123:./Core/Src/stm32f1xx_hal_msp.c **** {
 197              		.loc 1 123 1
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 32
 200              		@ frame_needed = 1, uses_anonymous_args = 0
 201 0000 80B5     		push	{r7, lr}
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 7, -8
 204              		.cfi_offset 14, -4
 205 0002 88B0     		sub	sp, sp, #32
 206              		.cfi_def_cfa_offset 40
 207 0004 00AF     		add	r7, sp, #0
 208              		.cfi_def_cfa_register 7
 209 0006 7860     		str	r0, [r7, #4]
 124:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 210              		.loc 1 124 20
 211 0008 07F11003 		add	r3, r7, #16
 212 000c 0022     		movs	r2, #0
 213 000e 1A60     		str	r2, [r3]
 214 0010 5A60     		str	r2, [r3, #4]
 215 0012 9A60     		str	r2, [r3, #8]
 216 0014 DA60     		str	r2, [r3, #12]
 125:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 217              		.loc 1 125 10
 218 0016 7B68     		ldr	r3, [r7, #4]
 219 0018 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 7


 220              		.loc 1 125 5
 221 001a 0F4A     		ldr	r2, .L13
 222 001c 9342     		cmp	r3, r2
 223 001e 17D1     		bne	.L12
 224              	.LBB7:
 126:./Core/Src/stm32f1xx_hal_msp.c ****   {
 127:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 128:./Core/Src/stm32f1xx_hal_msp.c **** 
 129:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 130:./Core/Src/stm32f1xx_hal_msp.c **** 
 131:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 225              		.loc 1 131 5
 226 0020 0E4B     		ldr	r3, .L13+4
 227 0022 9B69     		ldr	r3, [r3, #24]
 228 0024 0D4A     		ldr	r2, .L13+4
 229 0026 43F00403 		orr	r3, r3, #4
 230 002a 9361     		str	r3, [r2, #24]
 231 002c 0B4B     		ldr	r3, .L13+4
 232 002e 9B69     		ldr	r3, [r3, #24]
 233 0030 03F00403 		and	r3, r3, #4
 234 0034 FB60     		str	r3, [r7, #12]
 235 0036 FB68     		ldr	r3, [r7, #12]
 236              	.LBE7:
 132:./Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 133:./Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 134:./Core/Src/stm32f1xx_hal_msp.c ****     */
 135:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = Buzzer_Pin;
 237              		.loc 1 135 25
 238 0038 4023     		movs	r3, #64
 239 003a 3B61     		str	r3, [r7, #16]
 136:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240              		.loc 1 136 26
 241 003c 0223     		movs	r3, #2
 242 003e 7B61     		str	r3, [r7, #20]
 137:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 243              		.loc 1 137 27
 244 0040 0223     		movs	r3, #2
 245 0042 FB61     		str	r3, [r7, #28]
 138:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 246              		.loc 1 138 5
 247 0044 07F11003 		add	r3, r7, #16
 248 0048 1946     		mov	r1, r3
 249 004a 0548     		ldr	r0, .L13+8
 250 004c FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.L12:
 139:./Core/Src/stm32f1xx_hal_msp.c **** 
 140:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 141:./Core/Src/stm32f1xx_hal_msp.c **** 
 142:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 143:./Core/Src/stm32f1xx_hal_msp.c ****   }
 144:./Core/Src/stm32f1xx_hal_msp.c **** 
 145:./Core/Src/stm32f1xx_hal_msp.c **** }
 252              		.loc 1 145 1
 253 0050 00BF     		nop
 254 0052 2037     		adds	r7, r7, #32
 255              		.cfi_def_cfa_offset 8
 256 0054 BD46     		mov	sp, r7
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 8


 257              		.cfi_def_cfa_register 13
 258              		@ sp needed
 259 0056 80BD     		pop	{r7, pc}
 260              	.L14:
 261              		.align	2
 262              	.L13:
 263 0058 00040040 		.word	1073742848
 264 005c 00100240 		.word	1073876992
 265 0060 00080140 		.word	1073809408
 266              		.cfi_endproc
 267              	.LFE70:
 269              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_TIM_Base_MspDeInit
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	HAL_TIM_Base_MspDeInit:
 277              	.LFB71:
 146:./Core/Src/stm32f1xx_hal_msp.c **** /**
 147:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 148:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 149:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 150:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 151:./Core/Src/stm32f1xx_hal_msp.c **** */
 152:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 153:./Core/Src/stm32f1xx_hal_msp.c **** {
 278              		.loc 1 153 1
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 8
 281              		@ frame_needed = 1, uses_anonymous_args = 0
 282 0000 80B5     		push	{r7, lr}
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 7, -8
 285              		.cfi_offset 14, -4
 286 0002 82B0     		sub	sp, sp, #8
 287              		.cfi_def_cfa_offset 16
 288 0004 00AF     		add	r7, sp, #0
 289              		.cfi_def_cfa_register 7
 290 0006 7860     		str	r0, [r7, #4]
 154:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 291              		.loc 1 154 15
 292 0008 7B68     		ldr	r3, [r7, #4]
 293 000a 1B68     		ldr	r3, [r3]
 294              		.loc 1 154 5
 295 000c B3F1804F 		cmp	r3, #1073741824
 296 0010 09D1     		bne	.L16
 155:./Core/Src/stm32f1xx_hal_msp.c ****   {
 156:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 157:./Core/Src/stm32f1xx_hal_msp.c **** 
 158:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 159:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 160:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 297              		.loc 1 160 5
 298 0012 0C4B     		ldr	r3, .L19
 299 0014 DB69     		ldr	r3, [r3, #28]
 300 0016 0B4A     		ldr	r2, .L19
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 9


 301 0018 23F00103 		bic	r3, r3, #1
 302 001c D361     		str	r3, [r2, #28]
 161:./Core/Src/stm32f1xx_hal_msp.c **** 
 162:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 163:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 303              		.loc 1 163 5
 304 001e 1C20     		movs	r0, #28
 305 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 164:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 165:./Core/Src/stm32f1xx_hal_msp.c **** 
 166:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 167:./Core/Src/stm32f1xx_hal_msp.c ****   }
 168:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 169:./Core/Src/stm32f1xx_hal_msp.c ****   {
 170:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 171:./Core/Src/stm32f1xx_hal_msp.c **** 
 172:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 173:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 174:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 175:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 176:./Core/Src/stm32f1xx_hal_msp.c **** 
 177:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 178:./Core/Src/stm32f1xx_hal_msp.c ****   }
 179:./Core/Src/stm32f1xx_hal_msp.c **** 
 180:./Core/Src/stm32f1xx_hal_msp.c **** }
 306              		.loc 1 180 1
 307 0024 0AE0     		b	.L18
 308              	.L16:
 168:./Core/Src/stm32f1xx_hal_msp.c ****   {
 309              		.loc 1 168 20
 310 0026 7B68     		ldr	r3, [r7, #4]
 311 0028 1B68     		ldr	r3, [r3]
 168:./Core/Src/stm32f1xx_hal_msp.c ****   {
 312              		.loc 1 168 10
 313 002a 074A     		ldr	r2, .L19+4
 314 002c 9342     		cmp	r3, r2
 315 002e 05D1     		bne	.L18
 174:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 316              		.loc 1 174 5
 317 0030 044B     		ldr	r3, .L19
 318 0032 DB69     		ldr	r3, [r3, #28]
 319 0034 034A     		ldr	r2, .L19
 320 0036 23F00203 		bic	r3, r3, #2
 321 003a D361     		str	r3, [r2, #28]
 322              	.L18:
 323              		.loc 1 180 1
 324 003c 00BF     		nop
 325 003e 0837     		adds	r7, r7, #8
 326              		.cfi_def_cfa_offset 8
 327 0040 BD46     		mov	sp, r7
 328              		.cfi_def_cfa_register 13
 329              		@ sp needed
 330 0042 80BD     		pop	{r7, pc}
 331              	.L20:
 332              		.align	2
 333              	.L19:
 334 0044 00100240 		.word	1073876992
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 10


 335 0048 00040040 		.word	1073742848
 336              		.cfi_endproc
 337              	.LFE71:
 339              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 340              		.align	1
 341              		.global	HAL_UART_MspInit
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	HAL_UART_MspInit:
 347              	.LFB72:
 181:./Core/Src/stm32f1xx_hal_msp.c **** 
 182:./Core/Src/stm32f1xx_hal_msp.c **** /**
 183:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 184:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 185:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 186:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 187:./Core/Src/stm32f1xx_hal_msp.c **** */
 188:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 189:./Core/Src/stm32f1xx_hal_msp.c **** {
 348              		.loc 1 189 1
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 32
 351              		@ frame_needed = 1, uses_anonymous_args = 0
 352 0000 80B5     		push	{r7, lr}
 353              		.cfi_def_cfa_offset 8
 354              		.cfi_offset 7, -8
 355              		.cfi_offset 14, -4
 356 0002 88B0     		sub	sp, sp, #32
 357              		.cfi_def_cfa_offset 40
 358 0004 00AF     		add	r7, sp, #0
 359              		.cfi_def_cfa_register 7
 360 0006 7860     		str	r0, [r7, #4]
 190:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 361              		.loc 1 190 20
 362 0008 07F11003 		add	r3, r7, #16
 363 000c 0022     		movs	r2, #0
 364 000e 1A60     		str	r2, [r3]
 365 0010 5A60     		str	r2, [r3, #4]
 366 0012 9A60     		str	r2, [r3, #8]
 367 0014 DA60     		str	r2, [r3, #12]
 191:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 368              		.loc 1 191 11
 369 0016 7B68     		ldr	r3, [r7, #4]
 370 0018 1B68     		ldr	r3, [r3]
 371              		.loc 1 191 5
 372 001a 1F4A     		ldr	r2, .L24
 373 001c 9342     		cmp	r3, r2
 374 001e 37D1     		bne	.L23
 375              	.LBB8:
 192:./Core/Src/stm32f1xx_hal_msp.c ****   {
 193:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 194:./Core/Src/stm32f1xx_hal_msp.c **** 
 195:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 196:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 197:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 376              		.loc 1 197 5
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 11


 377 0020 1E4B     		ldr	r3, .L24+4
 378 0022 DB69     		ldr	r3, [r3, #28]
 379 0024 1D4A     		ldr	r2, .L24+4
 380 0026 43F40033 		orr	r3, r3, #131072
 381 002a D361     		str	r3, [r2, #28]
 382 002c 1B4B     		ldr	r3, .L24+4
 383 002e DB69     		ldr	r3, [r3, #28]
 384 0030 03F40033 		and	r3, r3, #131072
 385 0034 FB60     		str	r3, [r7, #12]
 386 0036 FB68     		ldr	r3, [r7, #12]
 387              	.LBE8:
 388              	.LBB9:
 198:./Core/Src/stm32f1xx_hal_msp.c **** 
 199:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 389              		.loc 1 199 5
 390 0038 184B     		ldr	r3, .L24+4
 391 003a 9B69     		ldr	r3, [r3, #24]
 392 003c 174A     		ldr	r2, .L24+4
 393 003e 43F00403 		orr	r3, r3, #4
 394 0042 9361     		str	r3, [r2, #24]
 395 0044 154B     		ldr	r3, .L24+4
 396 0046 9B69     		ldr	r3, [r3, #24]
 397 0048 03F00403 		and	r3, r3, #4
 398 004c BB60     		str	r3, [r7, #8]
 399 004e BB68     		ldr	r3, [r7, #8]
 400              	.LBE9:
 200:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 201:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 202:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 203:./Core/Src/stm32f1xx_hal_msp.c ****     */
 204:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 401              		.loc 1 204 25
 402 0050 0423     		movs	r3, #4
 403 0052 3B61     		str	r3, [r7, #16]
 205:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 205 26
 405 0054 0223     		movs	r3, #2
 406 0056 7B61     		str	r3, [r7, #20]
 206:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 407              		.loc 1 206 27
 408 0058 0323     		movs	r3, #3
 409 005a FB61     		str	r3, [r7, #28]
 207:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 410              		.loc 1 207 5
 411 005c 07F11003 		add	r3, r7, #16
 412 0060 1946     		mov	r1, r3
 413 0062 0F48     		ldr	r0, .L24+8
 414 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 208:./Core/Src/stm32f1xx_hal_msp.c **** 
 209:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 415              		.loc 1 209 25
 416 0068 0823     		movs	r3, #8
 417 006a 3B61     		str	r3, [r7, #16]
 210:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 418              		.loc 1 210 26
 419 006c 0023     		movs	r3, #0
 420 006e 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 12


 211:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421              		.loc 1 211 26
 422 0070 0023     		movs	r3, #0
 423 0072 BB61     		str	r3, [r7, #24]
 212:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 424              		.loc 1 212 5
 425 0074 07F11003 		add	r3, r7, #16
 426 0078 1946     		mov	r1, r3
 427 007a 0948     		ldr	r0, .L24+8
 428 007c FFF7FEFF 		bl	HAL_GPIO_Init
 213:./Core/Src/stm32f1xx_hal_msp.c **** 
 214:./Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 215:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 429              		.loc 1 215 5
 430 0080 0022     		movs	r2, #0
 431 0082 0021     		movs	r1, #0
 432 0084 2620     		movs	r0, #38
 433 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 216:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 434              		.loc 1 216 5
 435 008a 2620     		movs	r0, #38
 436 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 437              	.L23:
 217:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 218:./Core/Src/stm32f1xx_hal_msp.c **** 
 219:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 220:./Core/Src/stm32f1xx_hal_msp.c ****   }
 221:./Core/Src/stm32f1xx_hal_msp.c **** 
 222:./Core/Src/stm32f1xx_hal_msp.c **** }
 438              		.loc 1 222 1
 439 0090 00BF     		nop
 440 0092 2037     		adds	r7, r7, #32
 441              		.cfi_def_cfa_offset 8
 442 0094 BD46     		mov	sp, r7
 443              		.cfi_def_cfa_register 13
 444              		@ sp needed
 445 0096 80BD     		pop	{r7, pc}
 446              	.L25:
 447              		.align	2
 448              	.L24:
 449 0098 00440040 		.word	1073759232
 450 009c 00100240 		.word	1073876992
 451 00a0 00080140 		.word	1073809408
 452              		.cfi_endproc
 453              	.LFE72:
 455              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_UART_MspDeInit
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 462              	HAL_UART_MspDeInit:
 463              	.LFB73:
 223:./Core/Src/stm32f1xx_hal_msp.c **** 
 224:./Core/Src/stm32f1xx_hal_msp.c **** /**
 225:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 226:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 13


 227:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 228:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 229:./Core/Src/stm32f1xx_hal_msp.c **** */
 230:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 231:./Core/Src/stm32f1xx_hal_msp.c **** {
 464              		.loc 1 231 1
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 8
 467              		@ frame_needed = 1, uses_anonymous_args = 0
 468 0000 80B5     		push	{r7, lr}
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 7, -8
 471              		.cfi_offset 14, -4
 472 0002 82B0     		sub	sp, sp, #8
 473              		.cfi_def_cfa_offset 16
 474 0004 00AF     		add	r7, sp, #0
 475              		.cfi_def_cfa_register 7
 476 0006 7860     		str	r0, [r7, #4]
 232:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 477              		.loc 1 232 11
 478 0008 7B68     		ldr	r3, [r7, #4]
 479 000a 1B68     		ldr	r3, [r3]
 480              		.loc 1 232 5
 481 000c 094A     		ldr	r2, .L29
 482 000e 9342     		cmp	r3, r2
 483 0010 0CD1     		bne	.L28
 233:./Core/Src/stm32f1xx_hal_msp.c ****   {
 234:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 235:./Core/Src/stm32f1xx_hal_msp.c **** 
 236:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 237:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 238:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 484              		.loc 1 238 5
 485 0012 094B     		ldr	r3, .L29+4
 486 0014 DB69     		ldr	r3, [r3, #28]
 487 0016 084A     		ldr	r2, .L29+4
 488 0018 23F40033 		bic	r3, r3, #131072
 489 001c D361     		str	r3, [r2, #28]
 239:./Core/Src/stm32f1xx_hal_msp.c **** 
 240:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 241:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 242:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 243:./Core/Src/stm32f1xx_hal_msp.c ****     */
 244:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 490              		.loc 1 244 5
 491 001e 0C21     		movs	r1, #12
 492 0020 0648     		ldr	r0, .L29+8
 493 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 245:./Core/Src/stm32f1xx_hal_msp.c **** 
 246:./Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 247:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 494              		.loc 1 247 5
 495 0026 2620     		movs	r0, #38
 496 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 497              	.L28:
 248:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 249:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 14


 250:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 251:./Core/Src/stm32f1xx_hal_msp.c ****   }
 252:./Core/Src/stm32f1xx_hal_msp.c **** 
 253:./Core/Src/stm32f1xx_hal_msp.c **** }
 498              		.loc 1 253 1
 499 002c 00BF     		nop
 500 002e 0837     		adds	r7, r7, #8
 501              		.cfi_def_cfa_offset 8
 502 0030 BD46     		mov	sp, r7
 503              		.cfi_def_cfa_register 13
 504              		@ sp needed
 505 0032 80BD     		pop	{r7, pc}
 506              	.L30:
 507              		.align	2
 508              	.L29:
 509 0034 00440040 		.word	1073759232
 510 0038 00100240 		.word	1073876992
 511 003c 00080140 		.word	1073809408
 512              		.cfi_endproc
 513              	.LFE73:
 515              		.text
 516              	.Letext0:
 517              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 518              		.file 3 "c:\\st\\stm32cubeide_1.10.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 519              		.file 4 "c:\\st\\stm32cubeide_1.10.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 520              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 521              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 522              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 523              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 524              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 525              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:18     .text.HAL_MspInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:94     .text.HAL_MspInit:000000000000005c $d
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:106    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:183    .text.HAL_TIM_Base_MspInit:0000000000000068 $d
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:189    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:195    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:263    .text.HAL_TIM_MspPostInit:0000000000000058 $d
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:270    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:276    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:334    .text.HAL_TIM_Base_MspDeInit:0000000000000044 $d
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:340    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:346    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:449    .text.HAL_UART_MspInit:0000000000000098 $d
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:456    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:462    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s:509    .text.HAL_UART_MspDeInit:0000000000000034 $d
                           .group:0000000000000000 wm4.0.cb5f01749778df26340c4505df3d34d0
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.98635006afa9a018cfa5e0632ed4968b
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.22.5f7992e497faa36aa98f09f7214f4dbb
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
ARM GAS  C:\Users\ULTIMA~1\AppData\Local\Temp\ccNhUCwb.s 			page 16


                           .group:0000000000000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:0000000000000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:0000000000000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:0000000000000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:0000000000000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:0000000000000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:0000000000000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:0000000000000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:0000000000000000 wm4.main.h.66.f6c32797044e6683294f2b743aea3471

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
