// Seed: 448725718
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri   id_4,
    output tri   id_5,
    input  tri1  id_6,
    output uwire id_7,
    input  uwire id_8
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output supply1 id_2
    , id_12,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    output supply1 id_9,
    output wor id_10
);
  assign id_8  = id_6;
  assign id_10 = 1;
  module_0(
      id_5, id_0, id_5, id_5, id_6, id_4, id_5, id_9, id_6
  );
  wire id_13;
endmodule
