{
    "e20-co502-RV32IM-pipeline-implementation-group2": {
        "title": "RV32IM pipeline implementation group2",
        "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e20/RV32IM-pipeline-implementation-group2/",
        "repo_url": "https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group2",
        "page_url": "#",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E20/RV32IM-pipeline-implementation-group2/"
    },
    "e20-co502-RV32IM_Pipelined_Processor_Group-04": {
        "title": "RV32IM_Pipelined_Processor_Group 04",
        "description": "Design and implementation of a 32-bit RISC-V processor supporting the RV32IM instruction set, developed as part of the Advanced Computer Architecture course (CO502). Webpage: https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e20/RV32IM_Pipelined_Processor_Group-04/",
        "repo_url": "https://github.com/cepdnaclk/e20-co502-RV32IM_Pipelined_Processor_Group-04",
        "page_url": "https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor_Group-04",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E20/RV32IM_Pipelined_Processor_Group-04/"
    }
}