set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {CombinedASU1.vho CombinedASU1_vhd.sdo}}
	{{"Fast Model"} {CombinedASU1_fast.vho CombinedASU1_vhd_fast.sdo}}
}
