<<<<<<< HEAD
<<<<<<< HEAD
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Spider/VLSI/RV32IM/RV32IM.srcs/sim_1/new/controUnit_TestBench.v" into library work
INFO: [VRFC 10-311] analyzing module controUnit_TestBench
>>>>>>> controlUnit
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
>>>>>>> ALU_Block
