# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name p_int_0_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_x_V_read \
    op interface \
    ports { p_int_0_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name p_int_1_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_x_V_read \
    op interface \
    ports { p_int_1_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name p_int_2_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_x_V_read \
    op interface \
    ports { p_int_2_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name p_int_3_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_x_V_read \
    op interface \
    ports { p_int_3_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name p_int_4_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_x_V_read \
    op interface \
    ports { p_int_4_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name p_int_5_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_x_V_read \
    op interface \
    ports { p_int_5_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name p_int_6_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_x_V_read \
    op interface \
    ports { p_int_6_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name p_int_7_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_x_V_read \
    op interface \
    ports { p_int_7_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name p_int_8_x_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_x_V_read \
    op interface \
    ports { p_int_8_x_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name p_int_0_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_y_V_read \
    op interface \
    ports { p_int_0_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name p_int_1_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_y_V_read \
    op interface \
    ports { p_int_1_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name p_int_2_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_y_V_read \
    op interface \
    ports { p_int_2_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name p_int_3_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_y_V_read \
    op interface \
    ports { p_int_3_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name p_int_4_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_y_V_read \
    op interface \
    ports { p_int_4_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name p_int_5_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_y_V_read \
    op interface \
    ports { p_int_5_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name p_int_6_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_y_V_read \
    op interface \
    ports { p_int_6_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name p_int_7_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_y_V_read \
    op interface \
    ports { p_int_7_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name p_int_8_y_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_y_V_read \
    op interface \
    ports { p_int_8_y_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name p_int_0_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_0_z_V_read \
    op interface \
    ports { p_int_0_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name p_int_1_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_1_z_V_read \
    op interface \
    ports { p_int_1_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name p_int_2_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_2_z_V_read \
    op interface \
    ports { p_int_2_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name p_int_3_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_3_z_V_read \
    op interface \
    ports { p_int_3_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name p_int_4_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_4_z_V_read \
    op interface \
    ports { p_int_4_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name p_int_5_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_5_z_V_read \
    op interface \
    ports { p_int_5_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name p_int_6_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_6_z_V_read \
    op interface \
    ports { p_int_6_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name p_int_7_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_7_z_V_read \
    op interface \
    ports { p_int_7_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name p_int_8_z_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_int_8_z_V_read \
    op interface \
    ports { p_int_8_z_V_read { I 27 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


