# clock
set_property PACKAGE_PIN Y9 [get_ports CLK]
set_property IOSTANDARD LVCMOS33 [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -add [get_ports CLK]

# reset
set_property PACKAGE_PIN T18 [get_ports RST]
set_property IOSTANDARD LVCMOS33 [get_ports RST]

# vga
set_property PACKAGE_PIN AB19 [get_ports {RGB[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[0]}]
set_property PACKAGE_PIN AB20 [get_ports {RGB[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[1]}]
set_property PACKAGE_PIN Y20 [get_ports {RGB[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[2]}]
set_property PACKAGE_PIN Y21 [get_ports {RGB[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[3]}]
set_property PACKAGE_PIN AA21 [get_ports {RGB[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[4]}]
set_property PACKAGE_PIN AB21 [get_ports {RGB[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[5]}]
set_property PACKAGE_PIN AA22 [get_ports {RGB[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[6]}]
set_property PACKAGE_PIN AB22 [get_ports {RGB[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[7]}]
set_property PACKAGE_PIN V18 [get_ports {RGB[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[8]}]
set_property PACKAGE_PIN V19 [get_ports {RGB[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[9]}]
set_property PACKAGE_PIN U20 [get_ports {RGB[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[10]}]
set_property PACKAGE_PIN V20 [get_ports {RGB[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RGB[11]}]
set_property PACKAGE_PIN AA19 [get_ports HSYNC]
set_property IOSTANDARD LVCMOS33 [get_ports HSYNC]
set_property PACKAGE_PIN Y19 [get_ports VSYNC]
set_property IOSTANDARD LVCMOS33 [get_ports VSYNC]

# ps/2
set_property PACKAGE_PIN Y11 [get_ports PS2CLOCK0]
set_property IOSTANDARD LVCMOS33 [get_ports PS2CLOCK0]
set_property PULLTYPE PULLUP [get_ports PS2CLOCK0]
set_property PACKAGE_PIN AA11 [get_ports PS2DATA0]
set_property IOSTANDARD LVCMOS33 [get_ports PS2DATA0]
set_property PULLTYPE PULLUP [get_ports PS2DATA0]

set_property MARK_DEBUG false [get_nets design_1_i/CLK]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/Motherboard_0/inst/timer1/seconds_reg[27]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Motherboard_0/inst/timer1/seconds_reg[0]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[1]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[2]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[3]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[4]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[5]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[6]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[7]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[8]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[9]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[10]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[11]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[12]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[13]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[14]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[15]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[16]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[17]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[18]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[19]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[20]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[21]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[22]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[23]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[24]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[25]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[26]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[27]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[28]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[29]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[30]} {design_1_i/Motherboard_0/inst/timer1/seconds_reg[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
