Analysis & Synthesis report for Part2
Wed Apr 02 16:26:24 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: constant1:inst20|lpm_constant:lpm_constant_component
 13. Parameter Settings for User Entity Instance: constant1:inst22|lpm_constant:lpm_constant_component
 14. Parameter Settings for User Entity Instance: mux3to1:MuxY|LPM_MUX:lpm_mux_component
 15. Parameter Settings for User Entity Instance: mux2to1:MuxB|LPM_MUX:lpm_mux_component
 16. Parameter Settings for Inferred Entity Instance: controlUnit:inst19|lpm_divide:Mod0
 17. Port Connectivity Checks: "SixteenRegisterFile:inst4|mux16:Mux2"
 18. Port Connectivity Checks: "SixteenRegisterFile:inst4|mux16:Mux1"
 19. Port Connectivity Checks: "SixteenRegisterFile:inst4|decoder16:Decoder"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed Apr 02 16:26:23 2014         ;
; Quartus II 64-Bit Version     ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                 ; Part2                                         ;
; Top-level Entity Name         ; Part2                                         ;
; Family                        ; Stratix II                                    ;
; Logic utilization             ; N/A                                           ;
;     Combinational ALUTs       ; 1,805                                         ;
;     Dedicated logic registers ; 360                                           ;
; Total registers               ; 360                                           ;
; Total pins                    ; 46                                            ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 0                                             ;
; DSP block 9-bit elements      ; 0                                             ;
; Total PLLs                    ; 0                                             ;
; Total DLLs                    ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Part2              ; Part2              ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; Part2.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Part2/Part2.bdf                                            ;
; buffReg16.vhd                    ; yes             ; User VHDL File                           ; C:/Part2/buffReg16.vhd                                        ;
; mux2to1.vhd                      ; yes             ; User Wizard-Generated File               ; C:/Part2/mux2to1.vhd                                          ;
; mux3to1.vhd                      ; yes             ; User Wizard-Generated File               ; C:/Part2/mux3to1.vhd                                          ;
; constant1.vhd                    ; yes             ; User Wizard-Generated File               ; C:/Part2/constant1.vhd                                        ;
; alu.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Part2/alu.bdf                                              ;
; variouslogic.vhd                 ; yes             ; Auto-Found VHDL File                     ; C:/Part2/variouslogic.vhd                                     ;
; sixteenbitripplecarryadder.vhd   ; yes             ; Auto-Found VHDL File                     ; C:/Part2/sixteenbitripplecarryadder.vhd                       ;
; fulladder.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Part2/fulladder.vhd                                        ;
; mux2.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Part2/mux2.vhd                                             ;
; mux4.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Part2/mux4.vhd                                             ;
; and16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Part2/and16.vhd                                            ;
; or16.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Part2/or16.vhd                                             ;
; xor16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Part2/xor16.vhd                                            ;
; controlunit.vhd                  ; yes             ; Auto-Found VHDL File                     ; C:/Part2/controlunit.vhd                                      ;
; ir.vhd                           ; yes             ; Auto-Found VHDL File                     ; C:/Part2/ir.vhd                                               ;
; ps.vhd                           ; yes             ; Auto-Found VHDL File                     ; C:/Part2/ps.vhd                                               ;
; lpm_constant.tdf                 ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_constant.tdf ;
; sixteenregisterfile.vhd          ; yes             ; Auto-Found VHDL File                     ; C:/Part2/sixteenregisterfile.vhd                              ;
; decoder16.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Part2/decoder16.vhd                                        ;
; reg16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Part2/reg16.vhd                                            ;
; mux16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Part2/mux16.vhd                                            ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf      ;
; db/mux_q5e.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/mux_q5e.tdf                                       ;
; db/mux_o5e.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/mux_o5e.tdf                                       ;
; immediate.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Part2/immediate.vhd                                        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf   ;
; db/lpm_divide_smo.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/lpm_divide_smo.tdf                                ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/abs_divider_4dg.tdf                               ;
; db/alt_u_div_m6f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/alt_u_div_m6f.tdf                                 ;
; db/lpm_abs_2t9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Part2/db/lpm_abs_2t9.tdf                                   ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1805  ;
; Dedicated logic registers                     ; 360   ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 38    ;
;                                               ;       ;
; Total combinational functions                 ; 1805  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 221   ;
;     -- 5 input functions                      ; 164   ;
;     -- 4 input functions                      ; 438   ;
;     -- <=3 input functions                    ; 982   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1090  ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 715   ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2057  ;
;                                               ;       ;
; Total registers                               ; 360   ;
;     -- Dedicated logic registers              ; 360   ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,029 ;
;                                               ;       ;
; I/O pins                                      ; 46    ;
; Maximum fan-out node                          ; Reset ;
; Maximum fan-out                               ; 386   ;
; Total fan-out                                 ; 7817  ;
; Average fan-out                               ; 3.54  ;
+-----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |Part2                                   ; 1805 (0)          ; 360 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 46   ; 0            ; |Part2                                                                                                                 ; work         ;
;    |IR:inst18|                           ; 0 (0)             ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|IR:inst18                                                                                                       ; work         ;
;    |SixteenRegisterFile:inst4|           ; 175 (0)           ; 240 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4                                                                                       ; work         ;
;       |Reg16:RegA1|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegA1                                                                           ;              ;
;       |Reg16:RegB2|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegB2                                                                           ; work         ;
;       |Reg16:RegC3|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegC3                                                                           ; work         ;
;       |Reg16:RegD4|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegD4                                                                           ; work         ;
;       |Reg16:RegE5|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegE5                                                                           ; work         ;
;       |Reg16:RegF6|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegF6                                                                           ; work         ;
;       |Reg16:RegG7|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegG7                                                                           ; work         ;
;       |Reg16:RegH8|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegH8                                                                           ; work         ;
;       |Reg16:RegI9|                      ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegI9                                                                           ; work         ;
;       |Reg16:RegJ10|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegJ10                                                                          ; work         ;
;       |Reg16:RegK11|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegK11                                                                          ; work         ;
;       |Reg16:RegL12|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegL12                                                                          ; work         ;
;       |Reg16:RegM13|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegM13                                                                          ; work         ;
;       |Reg16:RegN14|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegN14                                                                          ; work         ;
;       |Reg16:RegO15|                     ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|Reg16:RegO15                                                                          ; work         ;
;       |decoder16:Decoder|                ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|decoder16:Decoder                                                                     ; work         ;
;       |mux16:Mux1|                       ; 80 (80)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|mux16:Mux1                                                                            ; work         ;
;       |mux16:Mux2|                       ; 80 (80)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|SixteenRegisterFile:inst4|mux16:Mux2                                                                            ; work         ;
;    |alu:inst|                            ; 53 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst                                                                                                        ;              ;
;       |SixteenBitRippleCarryAdder:inst7| ; 29 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7                                                                       ; work         ;
;          |FullAdder:adder0|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder0                                                      ; work         ;
;          |FullAdder:adder10|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder10                                                     ; work         ;
;          |FullAdder:adder11|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder11                                                     ; work         ;
;          |FullAdder:adder12|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder12                                                     ; work         ;
;          |FullAdder:adder13|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder13                                                     ; work         ;
;          |FullAdder:adder14|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder14                                                     ; work         ;
;          |FullAdder:adder15|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder15                                                     ; work         ;
;          |FullAdder:adder1|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder1                                                      ; work         ;
;          |FullAdder:adder2|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder2                                                      ; work         ;
;          |FullAdder:adder3|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder3                                                      ; work         ;
;          |FullAdder:adder4|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder4                                                      ; work         ;
;          |FullAdder:adder5|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder5                                                      ; work         ;
;          |FullAdder:adder6|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder6                                                      ; work         ;
;          |FullAdder:adder7|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder7                                                      ; work         ;
;          |FullAdder:adder8|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder8                                                      ; work         ;
;          |FullAdder:adder9|              ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder9                                                      ; work         ;
;       |VariousLogic:inst8|               ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|VariousLogic:inst8                                                                                     ; work         ;
;       |mux4:inst5|                       ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|alu:inst|mux4:inst5                                                                                             ; work         ;
;    |buffReg16:RA|                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|buffReg16:RA                                                                                                    ; work         ;
;    |buffReg16:RB|                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|buffReg16:RB                                                                                                    ; work         ;
;    |buffReg16:RY|                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|buffReg16:RY                                                                                                    ; work         ;
;    |buffReg16:RZ|                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|buffReg16:RZ                                                                                                    ; work         ;
;    |controlUnit:inst19|                  ; 1577 (121)        ; 37 (37)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 1456 (0)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_smo:auto_generated| ; 1456 (0)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1456 (64)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_m6f:divider|   ; 1360 (1360)       ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider  ;              ;
;                |lpm_abs_2t9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num ;              ;
+------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; controlUnit:inst19|extend[0..1]       ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst19|a_inv              ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst19|b_select           ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst19|y_select[0..1]     ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst19|wmfc               ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; controlUnit:inst19|extend[0] ; Stuck at GND              ; controlUnit:inst19|wmfc                ;
;                              ; due to stuck port data_in ;                                        ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 360   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 323   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 261   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; Yes        ; |Part2|buffReg16:RZ|output[12]      ;
; 16:1               ; 16 bits   ; 160 ALUTs     ; 160 ALUTs            ; 0 ALUTs                ; Yes        ; |Part2|buffReg16:RB|output[8]       ;
; 16:1               ; 16 bits   ; 160 ALUTs     ; 160 ALUTs            ; 0 ALUTs                ; Yes        ; |Part2|buffReg16:RA|output[8]       ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |Part2|controlUnit:inst19|alu_op[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant1:inst20|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                      ;
+--------------------+------------------+-----------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                            ;
; LPM_CVALUE         ; 1                ; Signed Integer                                            ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                   ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                   ;
+--------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant1:inst22|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                      ;
+--------------------+------------------+-----------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                            ;
; LPM_CVALUE         ; 1                ; Signed Integer                                            ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                   ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                   ;
+--------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3to1:MuxY|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 16         ; Signed Integer                                ;
; LPM_SIZE               ; 3          ; Signed Integer                                ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                ;
; CBXI_PARAMETER         ; mux_q5e    ; Untyped                                       ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                       ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:MuxB|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 16         ; Signed Integer                                ;
; LPM_SIZE               ; 2          ; Signed Integer                                ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                ;
; CBXI_PARAMETER         ; mux_o5e    ; Untyped                                       ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                       ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlUnit:inst19|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_smo ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Port Connectivity Checks: "SixteenRegisterFile:inst4|mux16:Mux2" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; d0[15..2] ; Input ; Info     ; Stuck at GND                      ;
; d0[1]     ; Input ; Info     ; Stuck at VCC                      ;
; d0[0]     ; Input ; Info     ; Stuck at GND                      ;
+-----------+-------+----------+-----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SixteenRegisterFile:inst4|mux16:Mux1" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; d0[15..2] ; Input ; Info     ; Stuck at GND                      ;
; d0[1]     ; Input ; Info     ; Stuck at VCC                      ;
; d0[0]     ; Input ; Info     ; Stuck at GND                      ;
+-----------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SixteenRegisterFile:inst4|decoder16:Decoder"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Apr 02 16:26:05 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Can't analyze file -- file SixteenRegisterFile.bdf is missing
Info: Found 1 design units, including 1 entities, in source file part2.bdf
    Info: Found entity 1: Part2
Info: Found 2 design units, including 1 entities, in source file buffreg16.vhd
    Info: Found design unit 1: buffReg16-behavior
    Info: Found entity 1: buffReg16
Info: Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info: Found design unit 1: mux2to1-SYN
    Info: Found entity 1: mux2to1
Info: Found 2 design units, including 1 entities, in source file mux3to1.vhd
    Info: Found design unit 1: mux3to1-SYN
    Info: Found entity 1: mux3to1
Info: Found 2 design units, including 1 entities, in source file constant1.vhd
    Info: Found design unit 1: constant1-SYN
    Info: Found entity 1: constant1
Info: Elaborating entity "Part2" for the top level hierarchy
Warning: Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu
Info: Elaborating entity "ALU" for hierarchy "ALU:inst"
Warning: Using design file variouslogic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VariousLogic-behavior
    Info: Found entity 1: VariousLogic
Info: Elaborating entity "VariousLogic" for hierarchy "ALU:inst|VariousLogic:inst8"
Warning: Using design file sixteenbitripplecarryadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: SixteenBitRippleCarryAdder-behavior
    Info: Found entity 1: SixteenBitRippleCarryAdder
Info: Elaborating entity "SixteenBitRippleCarryAdder" for hierarchy "ALU:inst|SixteenBitRippleCarryAdder:inst7"
Warning: Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: FullAdder-behavior
    Info: Found entity 1: FullAdder
Info: Elaborating entity "FullAdder" for hierarchy "ALU:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder0"
Warning: Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux2-behavior
    Info: Found entity 1: mux2
Info: Elaborating entity "mux2" for hierarchy "ALU:inst|mux2:inst"
Warning: Using design file mux4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux4-behavior
    Info: Found entity 1: mux4
Info: Elaborating entity "mux4" for hierarchy "ALU:inst|mux4:inst5"
Warning: Using design file and16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: and16-behavior
    Info: Found entity 1: and16
Info: Elaborating entity "and16" for hierarchy "ALU:inst|and16:inst2"
Warning: Using design file or16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: or16-behavior
    Info: Found entity 1: or16
Info: Elaborating entity "or16" for hierarchy "ALU:inst|or16:inst3"
Warning: Using design file xor16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: xor16-behavior
    Info: Found entity 1: xor16
Info: Elaborating entity "xor16" for hierarchy "ALU:inst|xor16:inst4"
Warning: Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: controlUnit-behavior
    Info: Found entity 1: controlUnit
Info: Elaborating entity "controlUnit" for hierarchy "controlUnit:inst19"
Warning: Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: IR-behavior
    Info: Found entity 1: IR
Info: Elaborating entity "IR" for hierarchy "IR:inst18"
Warning: Using design file ps.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: PS-behavior
    Info: Found entity 1: PS
Info: Elaborating entity "PS" for hierarchy "PS:inst23"
Info: Elaborating entity "constant1" for hierarchy "constant1:inst20"
Info: Elaborating entity "lpm_constant" for hierarchy "constant1:inst20|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "constant1:inst20|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "constant1:inst20|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "buffReg16" for hierarchy "buffReg16:RA"
Warning: Using design file sixteenregisterfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: SixteenRegisterFile-behavior
    Info: Found entity 1: SixteenRegisterFile
Info: Elaborating entity "SixteenRegisterFile" for hierarchy "SixteenRegisterFile:inst4"
Warning: Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: decoder16-behavior
    Info: Found entity 1: decoder16
Info: Elaborating entity "decoder16" for hierarchy "SixteenRegisterFile:inst4|decoder16:Decoder"
Warning: Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Reg16-behavior
    Info: Found entity 1: Reg16
Info: Elaborating entity "reg16" for hierarchy "SixteenRegisterFile:inst4|reg16:RegA1"
Warning: Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux16-behavior
    Info: Found entity 1: mux16
Info: Elaborating entity "mux16" for hierarchy "SixteenRegisterFile:inst4|mux16:Mux1"
Info: Elaborating entity "mux3to1" for hierarchy "mux3to1:MuxY"
Info: Elaborating entity "LPM_MUX" for hierarchy "mux3to1:MuxY|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "mux3to1:MuxY|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "mux3to1:MuxY|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "3"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_q5e.tdf
    Info: Found entity 1: mux_q5e
Info: Elaborating entity "mux_q5e" for hierarchy "mux3to1:MuxY|LPM_MUX:lpm_mux_component|mux_q5e:auto_generated"
Info: Elaborating entity "mux2to1" for hierarchy "mux2to1:MuxB"
Info: Elaborating entity "LPM_MUX" for hierarchy "mux2to1:MuxB|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "mux2to1:MuxB|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "mux2to1:MuxB|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_o5e.tdf
    Info: Found entity 1: mux_o5e
Info: Elaborating entity "mux_o5e" for hierarchy "mux2to1:MuxB|LPM_MUX:lpm_mux_component|mux_o5e:auto_generated"
Warning: Using design file immediate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Elaborating entity "immediate" for hierarchy "immediate:inst1"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controlUnit:inst19|Mod0"
Info: Elaborated megafunction instantiation "controlUnit:inst19|lpm_divide:Mod0"
Info: Instantiated megafunction "controlUnit:inst19|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_smo.tdf
    Info: Found entity 1: lpm_divide_smo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m6f.tdf
    Info: Found entity 1: alt_u_div_m6f
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_2t9.tdf
    Info: Found entity 1: lpm_abs_2t9
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "controlUnit:inst19|wmfc" lost all its fanouts during netlist optimizations.
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Instruction[19]"
    Warning (15610): No output dependent on input pin "Instruction[18]"
    Warning (15610): No output dependent on input pin "Instruction[17]"
    Warning (15610): No output dependent on input pin "Instruction[16]"
    Warning (15610): No output dependent on input pin "Instruction[15]"
Info: Implemented 2158 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 20 output pins
    Info: Implemented 2112 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 351 megabytes
    Info: Processing ended: Wed Apr 02 16:26:24 2014
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:15


