** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=18e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=5e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=132e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=44e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=269e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=7e-6 W=597e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=17e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=320e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=17e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=24e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=5e-6 W=9e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=8e-6 W=262e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=142e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=8e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=142e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=11e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=11e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 4.5e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 89 dB
** Power consumption: 3.56301 mW
** Area: 15000 (mu_m)^2
** Transit frequency: 3.04901 MHz
** Transit frequency with error factor: 3.04678 MHz
** Slew rate: 2.89623 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 98 dB
** negPSRR: 98 dB
** posPSRR: 94 dB
** VoutMax: 4.25 V
** VoutMin: 0.210001 V
** VcmMax: 4.82001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorNmos: 175.464 muA
** NormalTransistorNmos: 148.916 muA
** NormalTransistorPmos: -32.5079 muA
** NormalTransistorPmos: -6.57999 muA
** NormalTransistorPmos: -6.58099 muA
** NormalTransistorPmos: -6.57999 muA
** NormalTransistorPmos: -6.58099 muA
** NormalTransistorNmos: 13.1591 muA
** NormalTransistorNmos: 13.1601 muA
** NormalTransistorNmos: 6.57901 muA
** NormalTransistorNmos: 6.57901 muA
** NormalTransistorNmos: 332.524 muA
** NormalTransistorPmos: -332.523 muA
** DiodeTransistorNmos: 32.5071 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -175.463 muA
** DiodeTransistorPmos: -148.915 muA


** Expected Voltages: 
** ibias: 0.619001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outVoltageBiasXXnXX1: 1.02201  V
** outVoltageBiasXXpXX0: 3.76501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.85501  V
** innerStageBias: 0.322001  V
** innerTransistorStack1Load1: 4.40301  V
** innerTransistorStack2Load1: 4.40301  V
** sourceTransconductance: 1.94401  V


.END