library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity AddSub4 is
	port(a, b : in std_logic_vector(3 downto 0);
		cin, sub: in std_logic;
		s : out std_logic_vector(3 downto 0);
		cout : out std_logic);
end AddSub4;

architecture Structural of AddSub4 is
	
	begin
				soma => (unsigned(a)+unsigned(b));
				s_b => (unsigned(a)-unsigned(b));
				sub => soma when "0" else s_b;
				s_b => b when sub =
				
		system_core : work entity.Adder4(Structural)
			port map( 
				

	
	