============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:09:03 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (85 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[1].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     156                  
       Uncertainty:-      50                  
     Required Time:=    1894                  
      Launch Clock:-     100                  
         Data Path:-    1709                  
             Slack:=      85                  

#------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[1].dffn_sig_q_reg/CK -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[1].dffn_sig_q_reg/Q  -       CK->Q R     DFFRHQX8       3 54.2   168   367     467    (-,-) 
  g777__1666/Y                                                -       A->Y  F     NAND2X8        7 16.5   172   185     652    (-,-) 
  g767__6161/Y                                                -       B1->Y R     AOI2BB2X4      2  6.4   131   158     810    (-,-) 
  g763__7098/Y                                                -       B->Y  F     NAND2X4        2  5.0   118   130     940    (-,-) 
  g758__2802/Y                                                -       B->Y  F     OR2X2          2  5.5    97   211    1151    (-,-) 
  g751__6783/Y                                                -       B->Y  R     NOR2X2         3  7.0   187   157    1308    (-,-) 
  g749__4319/Y                                                -       B->Y  F     NAND2X1        1  3.3   223   231    1538    (-,-) 
  g743__5107/Y                                                -       B->Y  R     XNOR2X1        1  3.2    84   271    1809    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/D  <<<     -     R     DFFRHQX8       1    -     -     0    1809    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------

