
---------- Begin Simulation Statistics ----------
final_tick                               2578706966520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69973                       # Simulator instruction rate (inst/s)
host_mem_usage                              134396768                       # Number of bytes of host memory used
host_op_rate                                    81570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                104075.35                       # Real time elapsed on the host
host_tick_rate                               15444605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7282479954                       # Number of instructions simulated
sim_ops                                    8489475590                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.607403                       # Number of seconds simulated
sim_ticks                                1607402756790                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   510                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            91                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.300054                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       341324119                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    940285439                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1689707                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    824689632                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     34257214                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     34258322                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1108                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1004853820                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        50748849                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1530474354                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1381030593                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1689093                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          985403721                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     377815909                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     75277959                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    101367563                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5282479953                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6162309495                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3841273912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.604236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.592442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2092636570     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    703789786     18.32%     72.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    252712807      6.58%     79.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    118951333      3.10%     82.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     88925278      2.31%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     75129197      1.96%     86.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     76825497      2.00%     88.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     54487535      1.42%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    377815909      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3841273912                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     50462653                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5647541098                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1291997445                       # Number of loads committed
system.switch_cpus.commit.membars            92004579                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3599653617     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    143315096      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1291997445     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1127343337     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6162309495                       # Class of committed instruction
system.switch_cpus.commit.refs             2419340782                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         280729963                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5282479953                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6162309495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.729711                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.729711                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2733292495                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           618                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    338993130                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     6287924723                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        249428573                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         654687178                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1785494                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           482                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     215489027                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1004853820                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         669479054                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3181985810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         66203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5414698885                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3572216                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.260684                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    670910794                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    426330182                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.404707                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3854682769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.641782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.867393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2665012361     69.14%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        162993427      4.23%     73.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         78449658      2.04%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        117350384      3.04%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        136441233      3.54%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         72209645      1.87%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         79797633      2.07%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         68419771      1.77%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        474008657     12.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3854682769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2212476                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        992635124                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.652010                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2584621137                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1137913724                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        12277107                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1317776597                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     75540364                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        29148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1151649041                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   6263285457                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1446707413                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1780307                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6367976274                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1747484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      90467220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1785494                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      92001641                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    109984469                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       163736                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    138407792                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     25779135                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     24305700                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       163736                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       233066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1979410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5622884608                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            6227652096                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595471                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3348262435                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.615607                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             6228232418                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7592617359                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4351751647                       # number of integer regfile writes
system.switch_cpus.ipc                       1.370406                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.370406                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3640793536     57.16%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    143364791      2.25%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1447169721     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1138428531     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6369756582                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           144516981                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022688                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5048366      3.49%      3.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         236890      0.16%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       71696759     49.61%     53.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      67534966     46.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     6089959363                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  15907367274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5941364235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   6042640516                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         6187745092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6369756582                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     75540365                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    100975894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75451                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     86850968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3854682769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.652472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.133782                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1790278219     46.44%     46.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    638132266     16.55%     63.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    363723842      9.44%     72.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    272685455      7.07%     79.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    292065400      7.58%     87.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    188493231      4.89%     91.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    166948491      4.33%     96.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     65145354      1.69%     98.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     77210511      2.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3854682769                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.652472                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      424314200                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    831421090                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    286287861                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    321783313                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    102437509                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    135335272                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1317776597                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1151649041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      8457286119                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      301109796                       # number of misc regfile writes
system.switch_cpus.numCycles               3854682870                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       260418179                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5912152763                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       47743089                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        347765588                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      261057037                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         91381                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9898293761                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     6270818665                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6011825177                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         764992073                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      141513913                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1785494                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     601472791                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         99672319                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7503276898                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1878248630                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     92532450                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1254909207                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     75540369                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    200654438                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9727128431                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12540776932                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        190589316                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        95708870                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16141463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32282926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         5248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer0.occupancy              270047                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              204305                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             302408                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2578706966520                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16140443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14206855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           27                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1934640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1020                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            27                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16140416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     48424308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48424389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3884575744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3884582656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              59                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16141522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16141520    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16141522                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37158987594                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33654894060                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             56295                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           3200                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           25                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                25                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                 1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          1991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                1991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          1991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                3265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003996796910                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             412952                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                33                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         16                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        25                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      50                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     33.98                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                      747156                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    160000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                1347156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23348.62                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42098.62                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      20                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     18                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               36.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   32                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  50                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           29                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   147.862069                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.451476                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    61.916836                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95            1      3.45%      3.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159           24     82.76%     86.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            3     10.34%     96.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            1      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           29                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            15                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    13.266499                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.899495                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.435596                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     2.121320                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   2240                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                3200                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   1998664320                       # Total gap between requests
system.mem_ctrls0.avgGap                  48747910.24                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data          512                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         2240                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 955.578801586360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 318.526267195453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1393.552418980109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst       898906                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data       448250                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks  43701929316                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37454.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     56031.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 874038586.32                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   46.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy               49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy              42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy             41760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    126886896240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     23184809850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    597716655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      747788523075                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.215404                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1553720269333                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  53674660000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT      7827457                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              157080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy               83490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    126886896240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     23187346350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    597716464320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      747791274060                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.217116                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1553714706836                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  53674660000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     13389954                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           2304                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           18                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                18                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data          159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          1433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                1433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          1433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data          159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                2707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003997259692                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             412948                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                18                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         16                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        18                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      36                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     17.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                      575000                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    160000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                1175000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17968.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36718.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      17                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      9                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.12                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               25.00                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   32                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  36                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           25                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   130.560000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    29.094788                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            1      4.00%      4.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           23     92.00%     96.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            1      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           25                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            32                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean           32                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev          nan                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            19                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev          nan                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   1216                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                2304                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   1998781914                       # Total gap between requests
system.mem_ctrls1.avgGap                  58787703.35                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         1216                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1114.841935184087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 159.263133597727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 756.499884589202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           36                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1035000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       140000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  31734757144                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36964.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 881521031.78                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   38.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy               35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy              57120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy             10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    126886896240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     23185819890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    597717725280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      747790563645                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.216674                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1553718068723                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  53674660000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     10028067                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              142800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy               75900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy             88740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    126886896240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     23187501960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    597716328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      747791205480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.217073                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1553714365212                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  53674660000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     13731578                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     16141430                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16141431                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     16141430                       # number of overall hits
system.l2.overall_hits::total                16141431                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::total                     32                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           26                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            6                       # number of overall misses
system.l2.overall_misses::total                    32                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2291415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       600897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2892312                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2291415                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       600897                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2892312                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     16141436                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16141463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     16141436                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16141463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88131.346154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100149.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90384.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88131.346154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100149.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90384.750000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  43                       # number of writebacks
system.l2.writebacks::total                        43                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                32                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               32                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2068510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       549334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2617844                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2068510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       549334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2617844                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79558.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91555.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81807.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79558.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91555.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81807.625000                       # average overall mshr miss latency
system.l2.replacements                             59                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14206812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14206812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14206812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14206812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           27                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               27                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           27                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           27                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1020                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data         1020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2291415                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2291415                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.962963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88131.346154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88131.346154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2068510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2068510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.962963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79558.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79558.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     16140410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16140410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       600897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       600897                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     16140416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16140416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100149.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100149.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       549334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       549334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91555.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91555.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    41379979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1260.547080                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.981333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32705.038708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    25.981336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     5.998623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 516526843                       # Number of tag accesses
system.l2.tags.data_accesses                516526843                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1607402756790                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    669479011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2671578799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    669479011                       # number of overall hits
system.cpu.icache.overall_hits::total      2671578799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3477780                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3477780                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3477780                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3477780                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    669479054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2671579651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    669479054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2671579651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80878.604651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4081.901408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80878.604651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4081.901408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu.icache.writebacks::total               212                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2335617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2335617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2335617                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2335617                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86504.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86504.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86504.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86504.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    669479011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2671578799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3477780                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3477780                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    669479054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2671579651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80878.604651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4081.901408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2335617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2335617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86504.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86504.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.847763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2671579635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3195669.419856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   607.029308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    16.818456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.026953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      104191607225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     104191607225                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   2157193944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2977328190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   2157193944                       # number of overall hits
system.cpu.dcache.overall_hits::total      2977328190                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36622207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45664270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36622207                       # number of overall misses
system.cpu.dcache.overall_misses::total      45664270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 338454790311                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 338454790311                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 338454790311                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 338454790311                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2193816151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3022992460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2193816151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3022992460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.016693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9241.791198                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7411.807751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9241.791198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7411.807751                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     22566161                       # number of writebacks
system.cpu.dcache.writebacks::total          22566161                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20481791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20481791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20481791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20481791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     16140416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16140416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     16140416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16140416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 162316823826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 162316823826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 162316823826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 162316823826                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005339                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10056.545248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10056.545248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10056.545248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10056.545248                       # average overall mshr miss latency
system.cpu.dcache.replacements               25185079                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1105132137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1534377508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     36618127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      41687166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 338406330741                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 338406330741                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1141750264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1576064674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9241.497544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8117.758131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     20478731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20478731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     16139396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16139396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 162306615666                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 162306615666                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10056.548316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10056.548316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1052061807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1442950682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4080                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3977104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     48459570                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48459570                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1052065887                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1446927786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11877.345588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    12.184637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10208160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10208160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     75276954                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     99462920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1020                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2856                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     12331524                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12331524                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     75277974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     99465776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000029                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12089.729412                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  4317.760504                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1020                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1020                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     11480844                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     11480844                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 11255.729412                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11255.729412                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     75277449                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     99465251                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     75277449                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     99465251                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2578706966520                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3201441696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25185335                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.115311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.086348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.913125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.508150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.491848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      103126736919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     103126736919                       # Number of data accesses

---------- End Simulation Statistics   ----------
