#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 10 13:15:26 2016
# Process ID: 22480
# Current directory: C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21288 C:\Users\ulab\Desktop\EdisonTechnologyFinalVehicle\EdisonTechnologyFinalVehicle.xpr
# Log file: C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/vivado.log
# Journal file: C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 933.445 ; gain = 248.105
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/mref/utrasonicDriver/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/mref/btn_debounce_toggle/component.xml. It will be created.
update_module_reference design_1_btn_debounce_toggle_1_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd'
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
INFO: [Device 21-403] Loading part xc7z010clg400-1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_2
Adding cell -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_debounce_toggle_0
Adding cell -- xilinx.com:module_ref:utrasonicDriver:1.0 - utrasonicDriver_0
Adding cell -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_debounce_toggle_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [IP_Flow 19-1972] Upgraded design_1_btn_debounce_toggle_1_0 from btn_debounce_toggle_v1_0 1.0 to btn_debounce_toggle_v1_0 1.0
Wrote  : <C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.844 ; gain = 248.504
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.844 ; gain = 248.504
open_run impl_1
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/.Xil/Vivado-22480-ul-42/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/.Xil/Vivado-22480-ul-42/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/.Xil/Vivado-22480-ul-42/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/.Xil/Vivado-22480-ul-42/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1299.387 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.835 . Memory (MB): peak = 1299.387 ; gain = 2.859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1403.449 ; gain = 206.383
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {4 1377 1365} [get_bd_cells axi_gpio_1]
set_property location {4 1367 1464} [get_bd_cells axi_gpio_0]
set_property location {1646 1560} [get_bd_ports us_trig]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_debounce_toggle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block utrasonicDriver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Sun Dec 11 13:34:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.runs/synth_1/runme.log
[Sun Dec 11 13:34:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1865.199 ; gain = 51.578
file copy -force C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.runs/impl_1/design_1_wrapper.sysdef C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk -hwspec C:/Users/ulab/Desktop/EdisonTechnologyFinalVehicle/EdisonTechnologyFinalVehicle.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
