$date
	Tue Jan 07 09:35:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Ripple_Counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clock $end
$scope module I0 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clock $end
$var wire 4 % Q [3:0] $end
$scope module I0 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clock $end
$var reg 1 & Q $end
$upscope $end
$scope module I1 $end
$var wire 1 ' J $end
$var wire 1 ( K $end
$var wire 1 $ clock $end
$var reg 1 ) Q $end
$upscope $end
$scope module I2 $end
$var wire 1 * J $end
$var wire 1 + K $end
$var wire 1 $ clock $end
$var reg 1 , Q $end
$upscope $end
$scope module I3 $end
$var wire 1 - J $end
$var wire 1 . K $end
$var wire 1 $ clock $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
1$
1#
0"
bx !
$end
#1
1"
0$
#2
1$
#3
0$
#4
1$
#5
0$
#6
1$
#7
0$
#8
1$
#9
0$
#10
1$
