Classic Timing Analyzer report for 8-bit-ALU
Fri May 01 12:01:05 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.366 ns   ; A_INPUT[0] ; ANSWER[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 12.366 ns       ; A_INPUT[0] ; ANSWER[7] ;
; N/A   ; None              ; 12.335 ns       ; B_INPUT[0] ; ANSWER[7] ;
; N/A   ; None              ; 12.330 ns       ; A_INPUT[2] ; ANSWER[7] ;
; N/A   ; None              ; 12.201 ns       ; A_INPUT[1] ; ANSWER[7] ;
; N/A   ; None              ; 12.119 ns       ; B_INPUT[1] ; ANSWER[7] ;
; N/A   ; None              ; 12.053 ns       ; B_INPUT[3] ; ANSWER[7] ;
; N/A   ; None              ; 12.011 ns       ; A_INPUT[3] ; ANSWER[7] ;
; N/A   ; None              ; 11.970 ns       ; B_INPUT[2] ; ANSWER[7] ;
; N/A   ; None              ; 11.629 ns       ; A_INPUT[4] ; ANSWER[7] ;
; N/A   ; None              ; 11.196 ns       ; A_INPUT[0] ; ANSWER[6] ;
; N/A   ; None              ; 11.165 ns       ; B_INPUT[0] ; ANSWER[6] ;
; N/A   ; None              ; 11.160 ns       ; A_INPUT[2] ; ANSWER[6] ;
; N/A   ; None              ; 11.061 ns       ; B_INPUT[4] ; ANSWER[7] ;
; N/A   ; None              ; 11.031 ns       ; A_INPUT[1] ; ANSWER[6] ;
; N/A   ; None              ; 10.949 ns       ; B_INPUT[1] ; ANSWER[6] ;
; N/A   ; None              ; 10.883 ns       ; B_INPUT[3] ; ANSWER[6] ;
; N/A   ; None              ; 10.841 ns       ; A_INPUT[3] ; ANSWER[6] ;
; N/A   ; None              ; 10.800 ns       ; B_INPUT[2] ; ANSWER[6] ;
; N/A   ; None              ; 10.459 ns       ; A_INPUT[4] ; ANSWER[6] ;
; N/A   ; None              ; 10.368 ns       ; A_INPUT[6] ; ANSWER[7] ;
; N/A   ; None              ; 10.348 ns       ; A_INPUT[0] ; ANSWER[5] ;
; N/A   ; None              ; 10.317 ns       ; B_INPUT[0] ; ANSWER[5] ;
; N/A   ; None              ; 10.312 ns       ; A_INPUT[2] ; ANSWER[5] ;
; N/A   ; None              ; 10.183 ns       ; A_INPUT[1] ; ANSWER[5] ;
; N/A   ; None              ; 10.101 ns       ; B_INPUT[1] ; ANSWER[5] ;
; N/A   ; None              ; 10.058 ns       ; A_INPUT[5] ; ANSWER[7] ;
; N/A   ; None              ; 10.035 ns       ; B_INPUT[3] ; ANSWER[5] ;
; N/A   ; None              ; 9.993 ns        ; A_INPUT[3] ; ANSWER[5] ;
; N/A   ; None              ; 9.967 ns        ; B_INPUT[4] ; ANSWER[6] ;
; N/A   ; None              ; 9.952 ns        ; B_INPUT[2] ; ANSWER[5] ;
; N/A   ; None              ; 9.783 ns        ; B_INPUT[5] ; ANSWER[7] ;
; N/A   ; None              ; 9.721 ns        ; A_INPUT[0] ; ANSWER[4] ;
; N/A   ; None              ; 9.690 ns        ; B_INPUT[0] ; ANSWER[4] ;
; N/A   ; None              ; 9.685 ns        ; A_INPUT[2] ; ANSWER[4] ;
; N/A   ; None              ; 9.611 ns        ; A_INPUT[4] ; ANSWER[5] ;
; N/A   ; None              ; 9.610 ns        ; SEL_ALU[0] ; ANSWER[7] ;
; N/A   ; None              ; 9.560 ns        ; A_INPUT[0] ; ANSWER[2] ;
; N/A   ; None              ; 9.556 ns        ; A_INPUT[1] ; ANSWER[4] ;
; N/A   ; None              ; 9.529 ns        ; B_INPUT[0] ; ANSWER[2] ;
; N/A   ; None              ; 9.474 ns        ; B_INPUT[1] ; ANSWER[4] ;
; N/A   ; None              ; 9.437 ns        ; B_INPUT[6] ; ANSWER[7] ;
; N/A   ; None              ; 9.408 ns        ; B_INPUT[3] ; ANSWER[4] ;
; N/A   ; None              ; 9.404 ns        ; A_INPUT[0] ; ANSWER[3] ;
; N/A   ; None              ; 9.395 ns        ; A_INPUT[1] ; ANSWER[2] ;
; N/A   ; None              ; 9.381 ns        ; SEL_ALU[1] ; ANSWER[7] ;
; N/A   ; None              ; 9.373 ns        ; B_INPUT[0] ; ANSWER[3] ;
; N/A   ; None              ; 9.345 ns        ; A_INPUT[3] ; ANSWER[4] ;
; N/A   ; None              ; 9.344 ns        ; A_INPUT[2] ; ANSWER[2] ;
; N/A   ; None              ; 9.325 ns        ; B_INPUT[2] ; ANSWER[4] ;
; N/A   ; None              ; 9.317 ns        ; SEL_ALU[0] ; ANSWER[1] ;
; N/A   ; None              ; 9.313 ns        ; B_INPUT[1] ; ANSWER[2] ;
; N/A   ; None              ; 9.239 ns        ; SEL_ALU[1] ; ANSWER[1] ;
; N/A   ; None              ; 9.239 ns        ; A_INPUT[1] ; ANSWER[3] ;
; N/A   ; None              ; 9.218 ns        ; SEL_ALU[1] ; ANSWER[2] ;
; N/A   ; None              ; 9.188 ns        ; A_INPUT[2] ; ANSWER[3] ;
; N/A   ; None              ; 9.174 ns        ; B_INPUT[0] ; ANSWER[1] ;
; N/A   ; None              ; 9.174 ns        ; SEL_ALU[1] ; ANSWER[5] ;
; N/A   ; None              ; 9.157 ns        ; B_INPUT[1] ; ANSWER[3] ;
; N/A   ; None              ; 9.122 ns        ; A_INPUT[1] ; ANSWER[1] ;
; N/A   ; None              ; 9.112 ns        ; A_INPUT[4] ; ANSWER[4] ;
; N/A   ; None              ; 9.050 ns        ; SEL_ALU[1] ; ANSWER[0] ;
; N/A   ; None              ; 9.044 ns        ; SEL_ALU[0] ; ANSWER[2] ;
; N/A   ; None              ; 9.043 ns        ; B_INPUT[4] ; ANSWER[5] ;
; N/A   ; None              ; 9.042 ns        ; SEL_ALU[0] ; ANSWER[0] ;
; N/A   ; None              ; 9.001 ns        ; SEL_ALU[1] ; ANSWER[4] ;
; N/A   ; None              ; 8.961 ns        ; A_INPUT[5] ; ANSWER[5] ;
; N/A   ; None              ; 8.940 ns        ; B_INPUT[7] ; ANSWER[7] ;
; N/A   ; None              ; 8.931 ns        ; SEL_ALU[0] ; ANSWER[4] ;
; N/A   ; None              ; 8.916 ns        ; A_INPUT[7] ; ANSWER[7] ;
; N/A   ; None              ; 8.881 ns        ; B_INPUT[5] ; ANSWER[5] ;
; N/A   ; None              ; 8.860 ns        ; A_INPUT[5] ; ANSWER[6] ;
; N/A   ; None              ; 8.829 ns        ; B_INPUT[1] ; ANSWER[1] ;
; N/A   ; None              ; 8.809 ns        ; SEL_ALU[1] ; ANSWER[3] ;
; N/A   ; None              ; 8.768 ns        ; B_INPUT[0] ; ANSWER[0] ;
; N/A   ; None              ; 8.741 ns        ; B_INPUT[5] ; ANSWER[6] ;
; N/A   ; None              ; 8.708 ns        ; SEL_ALU[0] ; ANSWER[5] ;
; N/A   ; None              ; 8.687 ns        ; A_INPUT[0] ; ANSWER[1] ;
; N/A   ; None              ; 8.660 ns        ; B_INPUT[2] ; ANSWER[2] ;
; N/A   ; None              ; 8.642 ns        ; SEL_ALU[0] ; ANSWER[3] ;
; N/A   ; None              ; 8.559 ns        ; A_INPUT[3] ; ANSWER[3] ;
; N/A   ; None              ; 8.523 ns        ; SEL_ALU[0] ; ANSWER[6] ;
; N/A   ; None              ; 8.504 ns        ; A_INPUT[6] ; ANSWER[6] ;
; N/A   ; None              ; 8.503 ns        ; B_INPUT[2] ; ANSWER[3] ;
; N/A   ; None              ; 8.499 ns        ; B_INPUT[3] ; ANSWER[3] ;
; N/A   ; None              ; 8.423 ns        ; A_INPUT[0] ; ANSWER[0] ;
; N/A   ; None              ; 8.400 ns        ; B_INPUT[4] ; ANSWER[4] ;
; N/A   ; None              ; 8.294 ns        ; SEL_ALU[1] ; ANSWER[6] ;
; N/A   ; None              ; 7.997 ns        ; B_INPUT[6] ; ANSWER[6] ;
+-------+-------------------+-----------------+------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 01 12:01:05 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8-bit-ALU -c 8-bit-ALU --timing_analysis_only
Info: Longest tpd from source pin "A_INPUT[0]" to destination pin "ANSWER[7]" is 12.366 ns
    Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 3; PIN Node = 'A_INPUT[0]'
    Info: 2: + IC(4.239 ns) + CELL(0.346 ns) = 5.384 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 5; COMB Node = 'ADDER:inst3|One-Bit_FA:inst1|inst8~0'
    Info: 3: + IC(0.234 ns) + CELL(0.053 ns) = 5.671 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 2; COMB Node = 'ADDER:inst3|One-Bit_FA:inst3|inst8~0'
    Info: 4: + IC(0.270 ns) + CELL(0.366 ns) = 6.307 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 3; COMB Node = 'ADDER:inst3|One-Bit_FA:inst4|inst8~1'
    Info: 5: + IC(1.273 ns) + CELL(0.378 ns) = 7.958 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 1; COMB Node = 'MUX-ALU:inst8|4to1_MUX_PJ2:inst7|21mux:inst2|5~0'
    Info: 6: + IC(0.200 ns) + CELL(0.225 ns) = 8.383 ns; Loc. = LCCOMB_X9_Y8_N20; Fanout = 1; COMB Node = 'MUX-ALU:inst8|4to1_MUX_PJ2:inst7|21mux:inst2|5~1'
    Info: 7: + IC(2.041 ns) + CELL(1.942 ns) = 12.366 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'ANSWER[7]'
    Info: Total cell delay = 4.109 ns ( 33.23 % )
    Info: Total interconnect delay = 8.257 ns ( 66.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri May 01 12:01:05 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


