################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/10/10 16:46:59)
# requested at line 3 in /home/liuyunqi/ymyu/l1d/l1d_v1/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

fifo.sv
l1d_data_pipe_wr_adapter.sv
sp_sram.sv
v_en_decoder.sv
vrp_arb_rr.sv
l1d_package.sv
vrp_evict_arb_rr.sv
vrp_downstream_arb_rr.sv
vrp_data_ram_arb_rr.sv
pre_allocator.sv
l1d_tag_pipe.sv
l1d_tag_behavior_map.sv
l1d_mshr_entry.sv
l1d_mshr_data_ram_arb.sv
l1d_mshr_bps.sv
l1d_mshr.sv
l1d_data_ram_pipe.sv
l1d_data_pipe_wr_dec.sv
l1d_data_pipe_linefill_dec.sv
l1d_data_pipe_evict_dec.sv
l1d_data_pipe_arbiter.sv
l1d_data_pipe.sv

