{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700706732035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700706732035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 23:32:11 2023 " "Processing started: Wed Nov 22 23:32:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700706732035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700706732035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off marca_passo -c marca_passo " "Command: quartus_map --read_settings_files=on --write_settings_files=off marca_passo -c marca_passo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700706732035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700706732269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logica " "Found design unit 1: FFD-logica" {  } { { "codigo VHDL/FFD.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/FFD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732580 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "codigo VHDL/FFD.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/botao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/botao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 botao-logica " "Found design unit 1: botao-logica" {  } { { "codigo VHDL/botao.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/botao.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""} { "Info" "ISGN_ENTITY_NAME" "1 botao " "Found entity 1: botao" {  } { { "codigo VHDL/botao.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/botao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/contador_20bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/contador_20bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_20Bits-logica " "Found design unit 1: Contador_20Bits-logica" {  } { { "codigo VHDL/Contador_20Bits.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Contador_20Bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_20Bits " "Found entity 1: Contador_20Bits" {  } { { "codigo VHDL/Contador_20Bits.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Contador_20Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/coracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/coracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Coracao-logica " "Found design unit 1: Coracao-logica" {  } { { "codigo VHDL/Coracao.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Coracao.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Coracao " "Found entity 1: Coracao" {  } { { "codigo VHDL/Coracao.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Coracao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/div_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/div_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_CLOCK-logica " "Found design unit 1: DIV_CLOCK-logica" {  } { { "codigo VHDL/DIV_CLOCK.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/DIV_CLOCK.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732585 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_CLOCK " "Found entity 1: DIV_CLOCK" {  } { { "codigo VHDL/DIV_CLOCK.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/DIV_CLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-logica " "Found design unit 1: FFJK-logica" {  } { { "codigo VHDL/FFJK.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/FFJK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732586 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "codigo VHDL/FFJK.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-ckt " "Found design unit 1: Main-ckt" {  } { { "codigo VHDL/Main.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "codigo VHDL/Main.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/main_div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/main_div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_div_clk-ckt " "Found design unit 1: Main_div_clk-ckt" {  } { { "codigo VHDL/Main_div_clk.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Main_div_clk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_div_clk " "Found entity 1: Main_div_clk" {  } { { "codigo VHDL/Main_div_clk.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Main_div_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codigo vhdl/marca_passo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codigo vhdl/marca_passo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Marca_Passo-logica " "Found design unit 1: Marca_Passo-logica" {  } { { "codigo VHDL/Marca_Passo.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Marca_Passo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732591 ""} { "Info" "ISGN_ENTITY_NAME" "1 Marca_Passo " "Found entity 1: Marca_Passo" {  } { { "codigo VHDL/Marca_Passo.vhd" "" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Marca_Passo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700706732591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700706732591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Marca_Passo " "Elaborating entity \"Marca_Passo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700706732623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_20Bits Contador_20Bits:Sinal_Atrio " "Elaborating entity \"Contador_20Bits\" for hierarchy \"Contador_20Bits:Sinal_Atrio\"" {  } { { "codigo VHDL/Marca_Passo.vhd" "Sinal_Atrio" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Marca_Passo.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700706732674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK Contador_20Bits:Sinal_Atrio\|FFJK:s0 " "Elaborating entity \"FFJK\" for hierarchy \"Contador_20Bits:Sinal_Atrio\|FFJK:s0\"" {  } { { "codigo VHDL/Contador_20Bits.vhd" "s0" { Text "D:/projeto_10_lab/projeto_10_lab/codigo VHDL/Contador_20Bits.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700706732683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700706733417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700706733417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700706733741 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700706733741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700706733741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700706733741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700706733758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 23:32:13 2023 " "Processing ended: Wed Nov 22 23:32:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700706733758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700706733758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700706733758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700706733758 ""}
