{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751219886046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751219886046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 29 23:28:05 2025 " "Processing started: Sun Jun 29 23:28:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751219886046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751219886046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_processor -c risc_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_processor -c risc_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751219886047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751219886365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751219886365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anuka/desktop/6th sem/ee 6205 hardware description language/hdl-project/risc_processor.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/anuka/desktop/6th sem/ee 6205 hardware description language/hdl-project/risc_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_processor " "Found entity 1: risc_processor" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_memory " "Found entity 3: instruction_memory" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_unit " "Found entity 4: control_unit" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_file " "Found entity 5: register_file" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""} { "Info" "ISGN_ENTITY_NAME" "7 data_memory " "Found entity 7: data_memory" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219892327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751219892327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_processor " "Elaborating entity \"risc_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751219892360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 risc_processor.v(58) " "Verilog HDL assignment warning at risc_processor.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751219892361 "|risc_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"pc:pc_inst\"" {  } { { "../risc_processor.v" "pc_inst" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem\"" {  } { { "../risc_processor.v" "imem" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892373 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 risc_processor.v(161) " "Net \"rom.data_a\" at risc_processor.v(161) has no driver or initial value, using a default initial value '0'" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751219892389 "|risc_processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 risc_processor.v(161) " "Net \"rom.waddr_a\" at risc_processor.v(161) has no driver or initial value, using a default initial value '0'" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751219892389 "|risc_processor|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 risc_processor.v(161) " "Net \"rom.we_a\" at risc_processor.v(161) has no driver or initial value, using a default initial value '0'" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751219892389 "|risc_processor|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl\"" {  } { { "../risc_processor.v" "ctrl" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 risc_processor.v(204) " "Verilog HDL assignment warning at risc_processor.v(204): truncated value with size 9 to match size of target (8)" {  } { { "../risc_processor.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751219892395 "|risc_processor|control_unit:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "../risc_processor.v" "rf" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../risc_processor.v" "alu_inst" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "../risc_processor.v" "dmem" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892411 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:dmem\|ram " "RAM logic \"data_memory:dmem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../risc_processor.v" "ram" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/risc_processor.v" 309 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1751219892625 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1751219892625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instruction_memory:imem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instruction_memory:imem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc_processor.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter INIT_FILE set to db/risc_processor.ram0_instruction_memory_68fd8bb8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751219892935 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751219892935 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751219892935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:imem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"instruction_memory:imem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219892979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:imem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"instruction_memory:imem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc_processor.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc_processor.ram0_instruction_memory_68fd8bb8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751219892979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751219892979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6f1 " "Found entity 1: altsyncram_r6f1" {  } { { "db/altsyncram_r6f1.tdf" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/HDL-Project/FPGA/db/altsyncram_r6f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751219893019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751219893019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751219893526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751219894055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751219894055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3158 " "Implemented 3158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751219894264 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751219894264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3124 " "Implemented 3124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751219894264 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751219894264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751219894264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751219894284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 29 23:28:14 2025 " "Processing ended: Sun Jun 29 23:28:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751219894284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751219894284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751219894284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751219894284 ""}
