-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 20:51:39 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v13
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                      38  112768     112773            0  0        ? 
    Design Total:                                     38  112768     112773            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 10.000             20.00    0.000000 /inPlaceNTT_DIF_precomp/core 
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    run:rsc.vld             IN   Unsigned         1                                     
    vec:rsc.RVALID          IN   Unsigned         1                                     
    vec:rsc.RUSER           IN   Unsigned         1                                     
    vec:rsc.RLAST           IN   Unsigned         1                                     
    vec:rsc.RRESP           IN   Unsigned         2                                     
    vec:rsc.RDATA           IN   Unsigned        32                                     
    vec:rsc.RID             IN   Unsigned         1                                     
    vec:rsc.ARREADY         IN   Unsigned         1                                     
    vec:rsc.BVALID          IN   Unsigned         1                                     
    vec:rsc.BUSER           IN   Unsigned         1                                     
    vec:rsc.BRESP           IN   Unsigned         2                                     
    vec:rsc.BID             IN   Unsigned         1                                     
    vec:rsc.WREADY          IN   Unsigned         1                                     
    vec:rsc.AWREADY         IN   Unsigned         1                                     
    p:rsc.dat               IN   Unsigned        32                                     
    r:rsc.dat               IN   Unsigned        32                                     
    twiddle:rsc.qb          IN   Unsigned        32                                     
    twiddle_h:rsc.qb        IN   Unsigned        32                                     
    complete:rsc.rdy        IN   Unsigned         1                                     
    run:rsc.rdy             OUT  Unsigned         1                                     
    vec:rsc.m_wstate        OUT  Unsigned         3                                     
    vec:rsc.m_wCaughtUp     OUT  Unsigned         1                                     
    vec:rsc.RREADY          OUT  Unsigned         1                                     
    vec:rsc.ARVALID         OUT  Unsigned         1                                     
    vec:rsc.ARUSER          OUT  Unsigned         1                                     
    vec:rsc.ARREGION        OUT  Unsigned         4                                     
    vec:rsc.ARQOS           OUT  Unsigned         4                                     
    vec:rsc.ARPROT          OUT  Unsigned         3                                     
    vec:rsc.ARCACHE         OUT  Unsigned         4                                     
    vec:rsc.ARLOCK          OUT  Unsigned         1                                     
    vec:rsc.ARBURST         OUT  Unsigned         2                                     
    vec:rsc.ARSIZE          OUT  Unsigned         3                                     
    vec:rsc.ARLEN           OUT  Unsigned         8                                     
    vec:rsc.ARADDR          OUT  Unsigned        32                                     
    vec:rsc.ARID            OUT  Unsigned         1                                     
    vec:rsc.BREADY          OUT  Unsigned         1                                     
    vec:rsc.WVALID          OUT  Unsigned         1                                     
    vec:rsc.WUSER           OUT  Unsigned         1                                     
    vec:rsc.WLAST           OUT  Unsigned         1                                     
    vec:rsc.WSTRB           OUT  Unsigned         4                                     
    vec:rsc.WDATA           OUT  Unsigned        32                                     
    vec:rsc.AWVALID         OUT  Unsigned         1                                     
    vec:rsc.AWUSER          OUT  Unsigned         1                                     
    vec:rsc.AWREGION        OUT  Unsigned         4                                     
    vec:rsc.AWQOS           OUT  Unsigned         4                                     
    vec:rsc.AWPROT          OUT  Unsigned         3                                     
    vec:rsc.AWCACHE         OUT  Unsigned         4                                     
    vec:rsc.AWLOCK          OUT  Unsigned         1                                     
    vec:rsc.AWBURST         OUT  Unsigned         2                                     
    vec:rsc.AWSIZE          OUT  Unsigned         3                                     
    vec:rsc.AWLEN           OUT  Unsigned         8                                     
    vec:rsc.AWADDR          OUT  Unsigned        32                                     
    vec:rsc.AWID            OUT  Unsigned         1                                     
    vec:rsc.triosy.lz       OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    twiddle:rsc.adrb        OUT  Unsigned        10                                     
    twiddle:rsc.triosy.lz   OUT  Unsigned         1                                     
    twiddle_h:rsc.adrb      OUT  Unsigned        10                                     
    twiddle_h:rsc.triosy.lz OUT  Unsigned         1                                     
    complete:rsc.vld        OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/base:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                Indices Phys Memory Address     
      --------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/base    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/m:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                             Indices Phys Memory Address     
      ------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/m    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                  Indices Phys Memory Address     
      ----------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                           Indices Phys Memory Address     
      -------------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/x:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/x    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/y_:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/y_    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                       Indices Phys Memory Address     
      ------------------------------ ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                            Indices Phys Memory Address     
      ----------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/return    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                     Indices Phys Memory Address     
      -------------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/mult/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/vec:rsc
      Memory Component: ccs_axi4_master              Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/vec    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/twiddle    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/twiddle_h:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                          Indices Phys Memory Address        
      --------------------------------- ------- --------------------------
      /inPlaceNTT_DIF_precomp/twiddle_h    0:31 000003ff-00000000 (1023-0) 
      
    Resource Name: /inPlaceNTT_DIF_precomp/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                         Indices Phys Memory Address     
      -------------------------------- ------- -----------------------
      /inPlaceNTT_DIF_precomp/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF_precomp/core core:rlp           Infinite       0     112773 ?    1.13 ms                       
    /inPlaceNTT_DIF_precomp/core  main              Infinite       3     112773 ?    1.13 ms                       
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP             10       2     112770 ?    1.13 ms                       
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP           1025       3      11275 ?  112.75 us                       
    /inPlaceNTT_DIF_precomp/core     VEC_LOOP              ?       8          8 ?   80.00 ns                       
    
  Loop Execution Profile
    Process                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF_precomp/core core:rlp                 0 ?                        0.00         112773 ?           
    /inPlaceNTT_DIF_precomp/core  main                    3 ?                        0.00         112773 ?           
    /inPlaceNTT_DIF_precomp/core   STAGE_LOOP            20 ?                        0.02         112770 ?           
    /inPlaceNTT_DIF_precomp/core    COMP_LOOP         30750 ?                       27.27         112750 ?           
    /inPlaceNTT_DIF_precomp/core     VEC_LOOP         82000 ?                       72.71          82000 ?           
    
  End of Report
