/* VM configuration file */
{
	version: 1,
	machine: "riscv32",
	/* bios: "bbl-rv32imafd-linux/bbl32.bin", */
	bios: "bbl32.bin",
	cmdline: "console=hvc0 root=/dev/vda rw",
	/* drive0: { file: "kernel-rv32ima-linux/vmlinux.bin" }, */
	drive0: { file: "riscv32.bin" },
	eth0: { driver: "user" },

	/* General Core Stats */
	core_name: "default-riscv-core",
	num_cpu_stages: 5,
	tlb_size: 32,
	sim_stats_file: "simstats.csv",

	/* To enable simulation Trace, compile MARSS with CONFIG_SIM_TRACE CFLAG */
	sim_trace_file: "simtrace.txt",

	/* FU Config: Specify number of stages for an FU followed by comma seperated string of latency for
	   each stage.

		Example:
		num_mul_stages: 4,
		mul_stage_latency: "1,2,2,1",

		This configures MUL unit to have 4 pipelined stages with latency of 1, 2, 2 and 1 respectively.

	*/
	num_alu_stages: 1,
	alu_stage_latency: "1",

	num_mul_stages: 1, 
	mul_stage_latency: "1",

	num_div_stages: 1,
	div_stage_latency: "1",

	num_fpu_alu_stages: 1,
	fpu_alu_stage_latency: "1",

	num_fpu_fma_stages: 1,
	fpu_fma_stage_latency: "1",

	/* BPU */
	enable_bpu: "ENABLE", /* ENABLE, DISABLE */
	btb_size: 6,
	btb_ways: 2,
	ras_size: 2,
	bpu_type: "BPU_TYPE_BIMODAL", /* BPU_TYPE_BIMODAL, BPU_TYPE_ADAPTIVE */
	bpu_ght_size: 0,
	bpu_pht_size: 9,
	bpu_history_bits: 2,
	btb_eviction_policy: "LRU_EVICT", /* LRU_EVICT, RANDOM_EVICT */

	/* DRAM */
	memory_size: 1024,
	mem_access_latency: 3,
	data_bus_transaction_size: 32,

	/* L1 Caches */
	enable_l1_caches: "ENABLE", /* ENABLE, DISABLE */

	icache: {
		probe_latency: 1,
		size: 32,
		ways: 8,
		eviction: "LRU_EVICT", /* LRU_EVICT, RANDOM_EVICT */
	},

	dcache: {
		probe_latency: 1,
		size: 32,
		ways: 8,
		eviction: "LRU_EVICT", /* LRU_EVICT, RANDOM_EVICT */
	},

	/* L2 Caches, L1 Caches must be enabled */
	enable_l2_cache: "ENABLE", /* ENABLE, DISABLE */

	l2_shared_cache: {
		probe_latency: 3,
		size: 512,
		ways: 16,
		eviction: "LRU_EVICT", /* LRU_EVICT, RANDOM_EVICT */
	},

	/* Parameters shared by all the caches */
	cache_read_allocate_policy: "CACHE_READ_ALLOC",	/* CACHE_READ_ALLOC, CACHE_READ_NO_ALLOC */
	cache_write_allocate_policy: "CACHE_WRITE_ALLOC", /* CACHE_WRITE_ALLOC, CACHE_WRITE_NO_ALLOC */
	cache_write_policy: "CACHE_WRITEBACK", 		/* CACHE_WRITEBACK, CACHE_WRITETHROUGH */
	words_per_cache_line: 8,
}