#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001320edf7fe0 .scope module, "VGAtimingSim" "VGAtimingSim" 2 61;
 .timescale 0 0;
v000001320edf45b0_0 .net "blank", 0 0, L_000001320ede7f30;  1 drivers
v000001320edf4650_0 .net "clk_25MHz", 0 0, v000001320edf4510_0;  1 drivers
v000001320edf46f0_0 .net "hcnt", 10 0, L_000001320ede7ad0;  1 drivers
v000001320ee4cd90_0 .net "hsync", 0 0, L_000001320ede78a0;  1 drivers
v000001320ee4c430_0 .var "reset", 0 0;
v000001320ee4c390_0 .net "vcnt", 10 0, L_000001320ede7fa0;  1 drivers
v000001320ee4c070_0 .net "vsync", 0 0, L_000001320ede7b40;  1 drivers
S_000001320edf8170 .scope module, "VGAtiming" "VGAtiming" 2 66, 2 14 0, S_000001320edf7fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK_I";
    .port_info 1 /INPUT 1 "RST_I";
    .port_info 2 /OUTPUT 1 "BLANK_O";
    .port_info 3 /OUTPUT 1 "HSYNC_O";
    .port_info 4 /OUTPUT 1 "VSYNC_O";
    .port_info 5 /OUTPUT 11 "HCNT_O";
    .port_info 6 /OUTPUT 11 "VCNT_O";
L_000001320ede7ad0 .functor BUFZ 11, v000001320edf83a0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001320ede7fa0 .functor BUFZ 11, v000001320edc2790_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001320ede78a0 .functor BUFZ 1, v000001320edf4240_0, C4<0>, C4<0>, C4<0>;
L_000001320ede7b40 .functor BUFZ 1, v000001320edf42e0_0, C4<0>, C4<0>, C4<0>;
L_000001320ede7f30 .functor BUFZ 1, v000001320edc28d0_0, C4<0>, C4<0>, C4<0>;
v000001320edc2b70_0 .net "BLANK_O", 0 0, L_000001320ede7f30;  alias, 1 drivers
v000001320edf8300_0 .net "HCNT_O", 10 0, L_000001320ede7ad0;  alias, 1 drivers
v000001320edf83a0_0 .var "HCnt", 10 0;
v000001320edc2510_0 .net "HSYNC_O", 0 0, L_000001320ede78a0;  alias, 1 drivers
v000001320edc25b0_0 .net "PCLK_I", 0 0, v000001320edf4510_0;  alias, 1 drivers
v000001320edc2650_0 .net "RST_I", 0 0, v000001320ee4c430_0;  1 drivers
v000001320edc26f0_0 .net "VCNT_O", 10 0, L_000001320ede7fa0;  alias, 1 drivers
v000001320edc2790_0 .var "VCnt", 10 0;
v000001320edc2830_0 .net "VSYNC_O", 0 0, L_000001320ede7b40;  alias, 1 drivers
v000001320edc28d0_0 .var "blank", 0 0;
v000001320edf4240_0 .var "hsync", 0 0;
v000001320edf42e0_0 .var "vsync", 0 0;
E_000001320ede5dc0 .event posedge, v000001320edc25b0_0;
S_000001320edf4380 .scope module, "clock2_25MHz" "clock2_25MHz" 2 65, 2 56 0, S_000001320edf7fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v000001320edf4510_0 .var "clk_25MHz", 0 0;
    .scope S_000001320edf4380;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001320edf4510_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001320edf4380;
T_1 ;
    %delay 20, 0;
    %load/vec4 v000001320edf4510_0;
    %inv;
    %store/vec4 v000001320edf4510_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001320edf8170;
T_2 ;
    %wait E_000001320ede5dc0;
    %load/vec4 v000001320edc2650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 11;
    %assign/vec4 v000001320edf83a0_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v000001320edc2790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001320edc28d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001320edf4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001320edf42e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001320edf83a0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001320edf83a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001320edf83a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001320edf83a0_0, 0;
T_2.3 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001320edc2790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001320edc28d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001320edf4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001320edf42e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001320edf7fe0;
T_3 ;
    %vpi_call 2 68 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 69 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v000001320edf4650_0, v000001320ee4c430_0, v000001320ee4cd90_0, v000001320ee4c070_0, v000001320edf45b0_0, v000001320edf46f0_0, v000001320ee4c390_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001320ee4c430_0, 0, 1;
    %wait E_000001320ede5dc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001320ee4c430_0, 0, 1;
    %wait E_000001320ede5dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001320ee4c430_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "VGAtiming2.v";
