xrun(64): 20.03-s010: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.03-s010: Started on Feb 23, 2024 at 15:24:15 +07
xrun
	-access rw
	-licqueue
	-64BIT
	-l run.log
	bound_flasher.v
	test_bench.v
Recompiling... reason: file './test_bench.v' is newer than expected.
	expected: Fri Feb 23 15:16:07 2024
	actual:   Fri Feb 23 15:24:10 2024
file: test_bench.v
	module worklib.boundFlasher_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		boundFlasher_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.boundFlasher_tb:v <0x031ed073>
			streams:   5, words:  4766
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               5       5
		Scalar wires:            2       -
		Vectored wires:          1       -
		Always blocks:           2       2
		Initial blocks:          4       4
		Cont. assignments:       0       1
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.boundFlasher_tb:v
Loading snapshot worklib.boundFlasher_tb:v .................... Done
xcelium> source /home/share_file/cadence/installs/XCELIUM2003/tools/xcelium/files/xmsimrc
xcelium> run
Simulation complete via $finish(1) at time 212100 NS + 0
./test_bench.v:36         $finish;
xcelium> exit
TOOL:	xrun(64)	20.03-s010: Exiting on Feb 23, 2024 at 15:24:16 +07  (total: 00:00:01)
