// Seed: 1645872749
module module_0 ();
  logic id_1;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  nor primCall (id_2, id_3, id_4, id_5);
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [-1 : -1] id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = (-1);
  wire id_5;
  wire id_6;
  assign id_5 = id_1;
  wire id_7;
  ;
endmodule
