module DE0_GameBoy_DMG01
(
	 clk_50, INPUT_SWS, INPUT_BTN, VGA_BUS_R, VGA_BUS_G, VGA_BUS_B, VGA_HS, VGA_VS
);

input		wire				clk_50;

input		wire	[9:0]		INPUT_SWS;
input		wire	[2:0]		INPUT_BTN;

output	reg	[3:0]		VGA_BUS_R;
output	reg	[3:0]		VGA_BUS_G;
output	reg	[3:0]		VGA_BUS_B;

output	reg	[0:0]		VGA_HS;
output	reg	[0:0]		VGA_VS;

			reg	[10:0]	X_pix;
			reg	[10:0]	Y_pix;
			
			reg	[0:0]		H_visible;
			reg	[0:0]		V_visible;
			
			wire	[0:0]		pixel_clk;
			reg	[9:0]		pixel_cnt;
			
			reg	[11:0]	pixel_color;
			
			reg	[160:0][11:0]	pixel_line_buf;
			
			reg	[7:0]  	disp_mem_data;
			reg	[10:0]	read_addr;
			reg	[10:0]	write_addr;
			reg				disp_mem_wren;
			
			wire	[7:0]		disp_mem_q;
			
			reg	[11:0]	temp_color;
			reg	[11:0]	troll_color;
			
			wire	[0:0]		clk216;
			
initial
	begin
		disp_mem_data 	<= 0;
		read_addr		<= 0;
		write_addr		<= 0;
		disp_mem_wren	<= 0;
		
		pixel_color 	<= 0;
		
		temp_color <= 12'b1111_0000_0000;
		troll_color <= 12'b1111_1111_1111;
		
	end
	
	
always @(posedge pixel_clk)
	begin
		if(Y_pix == 1)
			begin
				pixel_color <= 12'b1111_1111_1111;
				troll_color <= 12'b1111_1111_1111;
			end
		else if(Y_pix == 1024)
			begin
				pixel_color <= 12'b1111_1111_1111;
			end
		else if(Y_pix < 9 || Y_pix > 1016)
			begin
				pixel_color <= 0;
				temp_color <= temp_color;
			end
		else
			begin
				if(X_pix == 1)
					begin
						if(Y_pix % 8 == 0)
							begin
								temp_color <= ~troll_color;
								pixel_color <= ~troll_color;
								troll_color <= ~troll_color;
							end
						else
							begin
								temp_color <= troll_color;
								pixel_color <= troll_color;
							end
					end
				else if(X_pix !== 0 && X_pix % 8 == 0)
					begin
						pixel_color <= ~temp_color;
						temp_color <= ~temp_color;
					end
				else
					begin
						pixel_color <= pixel_color;
						temp_color <= temp_color;
					end
		end
	end
						
		PLL_MAIN_CLK pll_inst1
		(
			.inclk0(clk_50),
			.c0(clk216)
		);

			
		DE0_VGA VGA_Driver
		(
			.clk_50(clk_50),
			.pixel_color(pixel_color),
			.VGA_BUS_R(VGA_BUS_R), 
			.VGA_BUS_G(VGA_BUS_G), 
			.VGA_BUS_B(VGA_BUS_B), 
			.VGA_HS(VGA_HS), 
			.VGA_VS(VGA_VS), 
			.X_pix(X_pix), 
			.Y_pix(Y_pix), 
			.H_visible(H_visible),
			.V_visible(V_visible), 
			.pixel_clk(pixel_clk),
			.pixel_cnt(pixel_cnt)
		);
		
		DISP_RAM RAM_Driver
		(
			.clock(clk216),
			.data(disp_mem_data),
			.rdaddress(read_addr),
			.wraddress(write_addr),
			.wren(disp_mem_wren),
			.q(disp_mem_q)
		);
		
endmodule