#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 28 23:25:56 2018
# Process ID: 16360
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1
# Command line: vivado.exe -log test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/test.vds
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
Command: synth_design -top test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 389.832 ; gain = 99.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:40]
INFO: [Synth 8-3491] module 'clk_wiz_pre' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_pre_stub.v:5' bound to instance 'cw_pre' of component 'clk_wiz_pre' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_pre' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_pre_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_pre' (1#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_pre_stub.v:5]
INFO: [Synth 8-3491] module 'clk_wiz_precise' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_precise_stub.v:5' bound to instance 'cw_precise' of component 'clk_wiz_precise' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_precise' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_precise_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_precise' (2#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_precise_stub.v:5]
INFO: [Synth 8-3491] module 'clk_wiz_poorly' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_poorly_stub.v:5' bound to instance 'cw_poorly' of component 'clk_wiz_poorly' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:99]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_poorly' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_poorly_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_poorly' (3#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/.Xil/Vivado-16360-DESKTOP-0KG3I12/realtime/clk_wiz_poorly_stub.v:5]
	Parameter freq_in bound to: 74250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'cd_precise' of component 'clk_divider' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:106]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:43]
	Parameter freq_in bound to: 74250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:43]
	Parameter freq_in bound to: 74250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'cd_poorly' of component 'clk_divider' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:112]
	Parameter freq_in bound to: 250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'cd_preciseslow' of component 'clk_divider' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized2' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:43]
	Parameter freq_in bound to: 250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized2' (4#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:43]
	Parameter freq_in bound to: 250 - type: integer 
	Parameter freq_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/clk_divider.vhd:34' bound to instance 'cd_poorlyslow' of component 'clk_divider' [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'test' (5#1) [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/new/test.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.500 ; gain = 153.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.500 ; gain = 153.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.500 ; gain = 153.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_poorly/clk_wiz_poorly/clk_wiz_poorly_in_context.xdc] for cell 'cw_poorly'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_poorly/clk_wiz_poorly/clk_wiz_poorly_in_context.xdc] for cell 'cw_poorly'
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_precise/clk_wiz_precise/clk_wiz_precise_in_context.xdc] for cell 'cw_precise'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_precise/clk_wiz_precise/clk_wiz_precise_in_context.xdc] for cell 'cw_precise'
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_pre/clk_wiz_pre/clk_wiz_pre_in_context.xdc] for cell 'cw_pre'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_pre/clk_wiz_pre/clk_wiz_pre_in_context.xdc] for cell 'cw_pre'
Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/constrs_1/new/consts.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_cd_poorly/clk_o_reg_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/constrs_1/new/consts.xdc:17]
Finished Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/constrs_1/new/consts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/constrs_1/new/consts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 808.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_pre/clk_wiz_pre/clk_wiz_pre_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.srcs/sources_1/ip/clk_wiz_pre/clk_wiz_pre/clk_wiz_pre_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cw_poorly. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cw_precise. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cw_pre. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cd_precise/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cd_poorly/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cd_preciseslow/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cd_poorlyslow/o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw_poorly/clk_in1' to pin 'cw_pre/bbstub_clk_pre/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw_poorly/clk_out1' to pin 'cw_poorly/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'cw_poorly/clk_in1' to 'cw_pre/bbstub_clk_pre/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw_precise/clk_in1' to pin 'cw_pre/bbstub_clk_pre/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw_precise/clk_out1' to pin 'cw_precise/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'cw_precise/clk_in1' to 'cw_pre/bbstub_clk_pre/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw_pre/clk_pre' to pin 'cw_pre/bbstub_clk_pre/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 808.824 ; gain = 518.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 819.352 ; gain = 529.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_pre     |         1|
|2     |clk_wiz_precise |         1|
|3     |clk_wiz_poorly  |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz_poorly  |     1|
|2     |clk_wiz_pre     |     1|
|3     |clk_wiz_precise |     1|
|4     |CARRY4          |     8|
|5     |LUT1            |     4|
|6     |LUT2            |     4|
|7     |LUT3            |     2|
|8     |LUT4            |    14|
|9     |LUT5            |    10|
|10    |LUT6            |     4|
|11    |FDRE            |    58|
|12    |OBUF            |     2|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              |   112|
|2     |  cd_poorly      |clk_divider                   |    30|
|3     |  cd_poorlyslow  |clk_divider__parameterized2   |    22|
|4     |  cd_precise     |clk_divider_0                 |    30|
|5     |  cd_preciseslow |clk_divider__parameterized2_1 |    22|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 820.117 ; gain = 164.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 820.117 ; gain = 530.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 821.582 ; gain = 543.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/rinel/Desktop/computer_architecture_project/test_pll_with_wrong_clock/test_pll_with_wrong_clock.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 821.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 28 23:26:45 2018...
