

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter.cpp:13]   --->   Operation 4 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%store_ln13 = store i5 0, i5 %k" [filter.cpp:13]   --->   Operation 5 'store' 'store_ln13' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [filter.cpp:13]   --->   Operation 7 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.86ns)   --->   "%icmp_ln13 = icmp_eq  i5 %k_1, i5 16" [filter.cpp:13]   --->   Operation 8 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.86ns)   --->   "%add_ln13 = add i5 %k_1, i5 1" [filter.cpp:13]   --->   Operation 9 'add' 'add_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %VITIS_LOOP_18_2.exitStub" [filter.cpp:13]   --->   Operation 10 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i5 %k_1" [filter.cpp:13]   --->   Operation 11 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filter.cpp:13]   --->   Operation 12 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [filter.cpp:13]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [filter.cpp:13]   --->   Operation 14 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%switch_ln14 = switch i4 %trunc_ln13, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [filter.cpp:14]   --->   Operation 15 'switch' 'switch_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.77>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_14" [filter.cpp:14]   --->   Operation 16 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 14)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 17 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 14)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_13" [filter.cpp:14]   --->   Operation 18 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 19 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 13)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_12" [filter.cpp:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_11" [filter.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_10" [filter.cpp:14]   --->   Operation 24 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 10)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 25 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 10)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_9" [filter.cpp:14]   --->   Operation 26 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 9)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 27 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_8" [filter.cpp:14]   --->   Operation 28 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 8)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_7" [filter.cpp:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 7)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 7)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_6" [filter.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 33 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_5" [filter.cpp:14]   --->   Operation 34 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 35 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 5)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_4" [filter.cpp:14]   --->   Operation 36 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 37 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_3" [filter.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 39 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_2" [filter.cpp:14]   --->   Operation 40 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_1" [filter.cpp:14]   --->   Operation 42 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 0, i32 %shift_reg_0" [filter.cpp:14]   --->   Operation 44 'store' 'store_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 0)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 45 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx.exit" [filter.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = (!icmp_ln13 & trunc_ln13 == 15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %k" [filter.cpp:13]   --->   Operation 47 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [filter.cpp:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shift_reg_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 01]
store_ln13             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
k_1                    (load             ) [ 00]
icmp_ln13              (icmp             ) [ 01]
add_ln13               (add              ) [ 00]
br_ln13                (br               ) [ 00]
trunc_ln13             (trunc            ) [ 01]
specpipeline_ln13      (specpipeline     ) [ 00]
speclooptripcount_ln13 (speclooptripcount) [ 00]
specloopname_ln13      (specloopname     ) [ 00]
switch_ln14            (switch           ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
store_ln14             (store            ) [ 00]
br_ln14                (br               ) [ 00]
br_ln14                (br               ) [ 00]
store_ln13             (store            ) [ 00]
br_ln13                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shift_reg_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln13_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="k_1_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln13_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln13_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln13_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="switch_ln14_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="3" slack="0"/>
<pin id="117" dir="0" index="4" bw="3" slack="0"/>
<pin id="118" dir="0" index="5" bw="4" slack="0"/>
<pin id="119" dir="0" index="6" bw="4" slack="0"/>
<pin id="120" dir="0" index="7" bw="4" slack="0"/>
<pin id="121" dir="0" index="8" bw="4" slack="0"/>
<pin id="122" dir="0" index="9" bw="4" slack="0"/>
<pin id="123" dir="0" index="10" bw="4" slack="0"/>
<pin id="124" dir="0" index="11" bw="4" slack="0"/>
<pin id="125" dir="0" index="12" bw="4" slack="0"/>
<pin id="126" dir="0" index="13" bw="3" slack="0"/>
<pin id="127" dir="0" index="14" bw="3" slack="0"/>
<pin id="128" dir="0" index="15" bw="2" slack="0"/>
<pin id="129" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln14/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln14_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln14_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln14_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln14_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln14_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln14_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln14_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln14_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln14_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln14_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln14_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln14_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln14_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln14_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln14_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln13_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="k_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="145"><net_src comp="82" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="102" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="84" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_reg_0 | {1 }
	Port: shift_reg_1 | {1 }
	Port: shift_reg_2 | {1 }
	Port: shift_reg_3 | {1 }
	Port: shift_reg_4 | {1 }
	Port: shift_reg_5 | {1 }
	Port: shift_reg_6 | {1 }
	Port: shift_reg_7 | {1 }
	Port: shift_reg_8 | {1 }
	Port: shift_reg_9 | {1 }
	Port: shift_reg_10 | {1 }
	Port: shift_reg_11 | {1 }
	Port: shift_reg_12 | {1 }
	Port: shift_reg_13 | {1 }
	Port: shift_reg_14 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln13 : 1
		k_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		trunc_ln13 : 2
		switch_ln14 : 3
		store_ln13 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln13_fu_96  |    0    |    13   |
|----------|--------------------|---------|---------|
|    add   |   add_ln13_fu_102  |    0    |    13   |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln13_fu_108 |    0    |    0    |
|----------|--------------------|---------|---------|
|  switch  | switch_ln14_fu_112 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    26   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|k_reg_241|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
