# TCL File Generated by Component Editor 18.0
# Wed Aug 12 08:11:41 MDT 2020
# DO NOT MODIFY


# 
# mic_array_adapter "mic_array_adapter" v1.0
#  2020.08.12.08:11:41
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mic_array_adapter
# 
set_module_property DESCRIPTION ""
set_module_property NAME mic_array_adapter
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "FPGA Open Speech Tools"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mic_array_adapter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mic_array_adapter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mic_array_adapter.vhd VHDL PATH mic_array_adapter.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock sys_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point data_input
# 
add_interface data_input avalon_streaming end
set_interface_property data_input associatedClock sys_clk
set_interface_property data_input associatedReset reset
set_interface_property data_input dataBitsPerSymbol 32
set_interface_property data_input errorDescriptor ""
set_interface_property data_input firstSymbolInHighOrderBits true
set_interface_property data_input maxChannel 15
set_interface_property data_input readyLatency 0
set_interface_property data_input ENABLED true
set_interface_property data_input EXPORT_OF ""
set_interface_property data_input PORT_NAME_MAP ""
set_interface_property data_input CMSIS_SVD_VARIABLES ""
set_interface_property data_input SVD_ADDRESS_GROUP ""

add_interface_port data_input data_input_channel channel Input 4
add_interface_port data_input data_input_data data Input 32
add_interface_port data_input data_input_error error Input 2
add_interface_port data_input data_input_valid valid Input 1


# 
# connection point data_output
# 
add_interface data_output avalon_streaming start
set_interface_property data_output associatedClock sys_clk
set_interface_property data_output associatedReset reset
set_interface_property data_output dataBitsPerSymbol 32
set_interface_property data_output errorDescriptor ""
set_interface_property data_output firstSymbolInHighOrderBits true
set_interface_property data_output maxChannel 15
set_interface_property data_output readyLatency 0
set_interface_property data_output ENABLED true
set_interface_property data_output EXPORT_OF ""
set_interface_property data_output PORT_NAME_MAP ""
set_interface_property data_output CMSIS_SVD_VARIABLES ""
set_interface_property data_output SVD_ADDRESS_GROUP ""

add_interface_port data_output data_output_channel channel Output 4
add_interface_port data_output data_output_data data Output 32
add_interface_port data_output data_output_error error Output 2
add_interface_port data_output data_output_valid valid Output 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1

