// Seed: 4174991535
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output wand id_3,
    input  tri0 id_4,
    input  tri0 id_5
);
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4
    , id_13,
    input supply1 id_5
    , id_14,
    input tri1 id_6,
    output tri id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    output uwire id_11
);
  wor id_15 = 1 - id_15;
  module_0(
      id_8, id_6, id_4, id_11, id_9, id_4
  );
  wire id_16;
  assign id_13 = id_5 & id_13;
  nor (id_11, id_5, id_9, id_14, id_13, id_3, id_6, id_15, id_10);
endmodule
