(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-06T04:52:52Z")
 (DESIGN "Design01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Design01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_158.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_5.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_6.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MODIN11_0.q MODIN11_0.main_5 (2.637:2.637:2.637))
    (INTERCONNECT MODIN11_0.q MODIN11_1.main_5 (4.937:4.937:4.937))
    (INTERCONNECT MODIN11_0.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_5 (4.364:4.364:4.364))
    (INTERCONNECT MODIN11_1.q MODIN11_0.main_4 (4.099:4.099:4.099))
    (INTERCONNECT MODIN11_1.q MODIN11_1.main_4 (4.175:4.175:4.175))
    (INTERCONNECT MODIN11_1.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_4 (3.599:3.599:3.599))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_0.main_7 (2.315:2.315:2.315))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN11_1.main_7 (4.163:4.163:4.163))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_7 (4.730:4.730:4.730))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_0.main_6 (2.318:2.318:2.318))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN11_1.main_6 (4.172:4.172:4.172))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.main_6 (4.727:4.727:4.727))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_5 (4.484:4.484:4.484))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_5 (3.513:3.513:3.513))
    (INTERCONNECT MODIN5_0.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_5 (3.930:3.930:3.930))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_4 (3.275:3.275:3.275))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_4 (4.678:4.678:4.678))
    (INTERCONNECT MODIN5_1.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_4 (4.116:4.116:4.116))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_7 (2.937:2.937:2.937))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_7 (2.927:2.927:2.927))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_7 (2.927:2.927:2.927))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_6 (2.942:2.942:2.942))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_6 (2.930:2.930:2.930))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.main_6 (2.931:2.931:2.931))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_5 (2.813:2.813:2.813))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_5 (3.714:3.714:3.714))
    (INTERCONNECT MODIN8_0.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_5 (2.796:2.796:2.796))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_4 (4.334:4.334:4.334))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_4 (2.626:2.626:2.626))
    (INTERCONNECT MODIN8_1.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_4 (4.888:4.888:4.888))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_7 (3.271:3.271:3.271))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_7 (5.626:5.626:5.626))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_7 (4.709:4.709:4.709))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_6 (2.644:2.644:2.644))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_6 (3.564:3.564:3.564))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.main_6 (2.652:2.652:2.652))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_6.interrupt (5.580:5.580:5.580))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_0 (4.409:4.409:4.409))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:reload\\.main_0 (4.409:4.409:4.409))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.746:6.746:6.746))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.reset (3.879:3.879:3.879))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.ar_0 (3.879:3.879:3.879))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (7.529:7.529:7.529))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (7.656:7.656:7.656))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:status_0\\.ar_0 (3.879:3.879:3.879))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.ar_0 (3.879:3.879:3.879))
    (INTERCONNECT \\PWM_Slave\:PWMHW\\.cmp Motor_2_ENB\(0\).pin_input (3.671:3.671:3.671))
    (INTERCONNECT Net_158.q isr_1.interrupt (8.144:8.144:8.144))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo\(0\).fb MODIN5_0.main_0 (10.711:10.711:10.711))
    (INTERCONNECT Front_Echo\(0\).fb MODIN5_1.main_0 (13.265:13.265:13.265))
    (INTERCONNECT Front_Echo\(0\).fb \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_0 (10.711:10.711:10.711))
    (INTERCONNECT Front_Echo\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_0 (12.712:12.712:12.712))
    (INTERCONNECT Front_Echo\(0\).fb \\Timer_2\:TimerUDB\:capture_last\\.main_0 (12.712:12.712:12.712))
    (INTERCONNECT Front_Echo\(0\).fb \\Timer_2\:TimerUDB\:run_mode\\.main_0 (14.765:14.765:14.765))
    (INTERCONNECT Front_Echo\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_0 (14.765:14.765:14.765))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN11_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_2\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_3\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_4\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_5\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger\(0\).fb MODIN5_0.main_1 (13.480:13.480:13.480))
    (INTERCONNECT Front_Trigger\(0\).fb MODIN5_1.main_1 (12.905:12.905:12.905))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:capt_int_temp\\.main_1 (12.489:12.489:12.489))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.reset (9.686:9.686:9.686))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (6.971:6.971:6.971))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (6.967:6.967:6.967))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:timer_enable\\.main_1 (9.334:9.334:9.334))
    (INTERCONNECT Front_Trigger\(0\).fb \\Timer_2\:TimerUDB\:trig_disable\\.main_0 (9.334:9.334:9.334))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_0.main_0 (6.186:6.186:6.186))
    (INTERCONNECT Right_Echo\(0\).fb MODIN8_1.main_0 (7.825:7.825:7.825))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_0 (6.479:6.479:6.479))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_0 (6.479:6.479:6.479))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:capture_last\\.main_0 (6.479:6.479:6.479))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:run_mode\\.main_1 (4.743:4.743:4.743))
    (INTERCONNECT Right_Echo\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_1 (4.743:4.743:4.743))
    (INTERCONNECT \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_3.interrupt (5.052:5.052:5.052))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_0.main_3 (9.782:9.782:9.782))
    (INTERCONNECT Right_Trigger\(0\).fb MODIN8_1.main_3 (11.659:11.659:11.659))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:capt_int_temp\\.main_3 (10.744:10.744:10.744))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.reset (7.054:7.054:7.054))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.774:9.774:9.774))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.774:9.774:9.774))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:timer_enable\\.main_5 (7.858:7.858:7.858))
    (INTERCONNECT Right_Trigger\(0\).fb \\Timer_3\:TimerUDB\:trig_disable\\.main_3 (7.858:7.858:7.858))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_0.main_0 (7.389:7.389:7.389))
    (INTERCONNECT Left_Echo\(0\).fb MODIN11_1.main_0 (5.029:5.029:5.029))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_0 (5.009:5.009:5.009))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_0 (5.009:5.009:5.009))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:capture_last\\.main_0 (5.029:5.029:5.029))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:run_mode\\.main_1 (6.820:6.820:6.820))
    (INTERCONNECT Left_Echo\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_1 (6.820:6.820:6.820))
    (INTERCONNECT \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_4.interrupt (6.927:6.927:6.927))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_0.main_3 (7.591:7.591:7.591))
    (INTERCONNECT Left_Trigger\(0\).fb MODIN11_1.main_3 (8.891:8.891:8.891))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:capt_int_temp\\.main_3 (10.139:10.139:10.139))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.reset (7.199:7.199:7.199))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (9.442:9.442:9.442))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (10.125:10.125:10.125))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:timer_enable\\.main_5 (8.141:8.141:8.141))
    (INTERCONNECT Left_Trigger\(0\).fb \\Timer_4\:TimerUDB\:trig_disable\\.main_3 (8.141:8.141:8.141))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_0 (6.410:6.410:6.410))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_2 (6.410:6.410:6.410))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:capture_last\\.main_0 (7.480:7.480:7.480))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_2 (7.494:7.494:7.494))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_2 (7.480:7.480:7.480))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:run_mode\\.main_1 (5.267:5.267:5.267))
    (INTERCONNECT Front_Echo_1\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_1 (5.267:5.267:5.267))
    (INTERCONNECT \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_5.interrupt (6.292:6.292:6.292))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:capt_int_temp\\.main_6 (5.500:5.500:5.500))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_6 (6.231:6.231:6.231))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_6 (6.200:6.200:6.200))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.reset (8.166:8.166:8.166))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.330:8.330:8.330))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.331:8.331:8.331))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:timer_enable\\.main_5 (9.052:9.052:9.052))
    (INTERCONNECT Front_Trigger_2\(0\).fb \\Timer_5\:TimerUDB\:trig_disable\\.main_3 (9.052:9.052:9.052))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_0 (9.405:9.405:9.405))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.main_0 (9.405:9.405:9.405))
    (INTERCONNECT Net_288.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_1 (8.098:8.098:8.098))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_3 (7.379:7.379:7.379))
    (INTERCONNECT CS_out\(0\).fb \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.main_0 (8.107:8.107:8.107))
    (INTERCONNECT \\PWM_Master\:PWMHW\\.cmp Motor_1_ENA\(0\).pin_input (7.862:7.862:7.862))
    (INTERCONNECT Motor_1_Phase_A\(0\).fb \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.634:5.634:5.634))
    (INTERCONNECT Motor_1_Phase_B\(0\).fb \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (7.377:7.377:7.377))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (7.579:7.579:7.579))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (7.571:7.571:7.571))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (7.579:7.579:7.579))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (7.579:7.579:7.579))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (9.081:9.081:9.081))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (7.761:7.761:7.761))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (7.761:7.761:7.761))
    (INTERCONNECT Net_47.q Tx_1\(0\).pin_input (5.894:5.894:5.894))
    (INTERCONNECT \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_2.interrupt (6.569:6.569:6.569))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_288.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\).fb \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (8.082:8.082:8.082))
    (INTERCONNECT Motor_2_Phase_B\(0\).fb \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.565:5.565:5.565))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.main_0 (3.649:3.649:3.649))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_0 (3.649:3.649:3.649))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.871:3.871:3.871))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.872:3.872:3.872))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (7.037:7.037:7.037))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_enable\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (7.068:7.068:7.068))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:count_stored_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_2 (2.912:2.912:2.912))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:count_enable\\.main_1 (2.309:2.309:2.309))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_1 (2.309:2.309:2.309))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (6.660:6.660:6.660))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (6.656:6.656:6.656))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (10.391:10.391:10.391))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (9.847:9.847:9.847))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (12.065:12.065:12.065))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_1 (6.685:6.685:6.685))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (4.186:4.186:4.186))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:disable_run_i\\.main_2 (7.031:7.031:7.031))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_reg_i\\.main_0 (7.031:7.031:7.031))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:overflow_status\\.main_0 (4.600:4.600:4.600))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_ColorSensor\:CounterUDB\:reload\\.main_3 (7.031:7.031:7.031))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:hwCapture\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCapture\\.q \\Counter_ColorSensor\:CounterUDB\:reload\\.main_2 (3.386:3.386:3.386))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:prevCompare\\.q \\Counter_ColorSensor\:CounterUDB\:status_0\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (4.210:4.210:4.210))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (4.167:4.167:4.167))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (7.519:7.519:7.519))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:reload\\.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (7.521:7.521:7.521))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:status_0\\.q \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.254:5.254:5.254))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (3.669:3.669:3.669))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_ColorSensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (3.667:3.667:3.667))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_288.main_1 (3.769:3.769:3.769))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.main_0 (7.452:7.452:7.452))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_1 (6.519:6.519:6.519))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:prevCompare1\\.q \\PWM_ColorSensor\:PWMUDB\:status_0\\.main_0 (2.918:2.918:2.918))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q Net_288.main_0 (7.331:7.331:7.331))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_1 (3.487:3.487:3.487))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.337:7.337:7.337))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.191:7.191:7.191))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_0 (3.487:3.487:3.487))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_1 (3.487:3.487:3.487))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_0\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:status_2\\.q \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_ColorSensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.075:6.075:6.075))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_2 (8.777:8.777:8.777))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (6.918:6.918:6.918))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (6.927:6.927:6.927))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:status_2\\.main_1 (8.777:8.777:8.777))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_2 (8.777:8.777:8.777))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:runmode_enable\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.q \\PWM_ColorSensor\:PWMUDB\:trig_disable\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.269:2.269:2.269))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.531:2.531:2.531))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.528:2.528:2.528))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.241:2.241:2.241))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.998:3.998:3.998))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (3.470:3.470:3.470))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (3.470:3.470:3.470))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.556:2.556:2.556))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.557:2.557:2.557))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.244:2.244:2.244))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (4.275:4.275:4.275))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.820:4.820:4.820))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.589:5.589:5.589))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.589:5.589:5.589))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (4.275:4.275:4.275))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.864:2.864:2.864))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.233:2.233:2.233))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.171:3.171:3.171))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.171:3.171:3.171))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (10.764:10.764:10.764))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (11.280:11.280:11.280))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (4.108:4.108:4.108))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (4.093:4.093:4.093))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (10.377:10.377:10.377))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (10.377:10.377:10.377))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (4.982:4.982:4.982))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.534:5.534:5.534))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (8.379:8.379:8.379))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (8.362:8.362:8.362))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (5.532:5.532:5.532))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (8.379:8.379:8.379))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (7.292:7.292:7.292))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (7.292:7.292:7.292))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (2.259:2.259:2.259))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (2.257:2.257:2.257))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (9.053:9.053:9.053))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (9.053:9.053:9.053))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (10.337:10.337:10.337))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (3.533:3.533:3.533))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (3.533:3.533:3.533))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.652:3.652:3.652))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (3.652:3.652:3.652))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (4.155:4.155:4.155))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (7.160:7.160:7.160))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (7.139:7.139:7.139))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (7.160:7.160:7.160))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (2.632:2.632:2.632))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (8.055:8.055:8.055))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (8.055:8.055:8.055))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (6.684:6.684:6.684))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (4.294:4.294:4.294))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (4.279:4.279:4.279))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (4.294:4.294:4.294))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (3.210:3.210:3.210))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (3.210:3.210:3.210))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (7.195:7.195:7.195))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (3.390:3.390:3.390))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (3.372:3.372:3.372))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (7.195:7.195:7.195))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (3.390:3.390:3.390))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (8.108:8.108:8.108))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (4.898:4.898:4.898))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (4.340:4.340:4.340))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (8.108:8.108:8.108))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (4.898:4.898:4.898))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (3.439:3.439:3.439))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (3.439:3.439:3.439))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.950:2.950:2.950))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.658:4.658:4.658))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.658:4.658:4.658))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (4.280:4.280:4.280))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.293:4.293:4.293))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_2\:Net_1275\\.main_1 (2.620:2.620:2.620))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.653:2.653:2.653))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (3.429:3.429:3.429))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (3.429:3.429:3.429))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.797:2.797:2.797))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.771:2.771:2.771))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_1 (3.898:3.898:3.898))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.320:6.320:6.320))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.898:3.898:3.898))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.860:4.860:4.860))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_2\:Net_1275\\.main_0 (3.898:3.898:3.898))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.328:2.328:2.328))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.159:4.159:4.159))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (4.159:4.159:4.159))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (4.159:4.159:4.159))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.800:4.800:4.800))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.776:5.776:5.776))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (4.208:4.208:4.208))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (4.208:4.208:4.208))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (4.208:4.208:4.208))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:reload\\.main_0 (3.085:3.085:3.085))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.103:3.103:3.103))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (4.679:4.679:4.679))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (5.958:5.958:5.958))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (5.257:5.257:5.257))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (3.085:3.085:3.085))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (5.967:5.967:5.967))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (2.952:2.952:2.952))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (4.679:4.679:4.679))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (2.952:2.952:2.952))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_530\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_2\:Net_1275\\.q \\QuadDec_2\:Net_611\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (5.344:5.344:5.344))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (8.295:8.295:8.295))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (6.800:6.800:6.800))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (9.779:9.779:9.779))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (2.918:2.918:2.918))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (5.344:5.344:5.344))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (2.918:2.918:2.918))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (10.495:10.495:10.495))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (9.495:9.495:9.495))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (9.493:9.493:9.493))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (10.438:10.438:10.438))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (3.799:3.799:3.799))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (10.495:10.495:10.495))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (10.438:10.438:10.438))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.222:2.222:2.222))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (2.222:2.222:2.222))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.235:2.235:2.235))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (8.074:8.074:8.074))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (8.092:8.092:8.092))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (8.095:8.095:8.095))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (6.849:6.849:6.849))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (3.427:3.427:3.427))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (8.074:8.074:8.074))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (6.849:6.849:6.849))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (2.920:2.920:2.920))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (3.075:3.075:3.075))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (3.075:3.075:3.075))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (4.164:4.164:4.164))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (4.164:4.164:4.164))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (2.920:2.920:2.920))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (4.164:4.164:4.164))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (6.116:6.116:6.116))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (6.096:6.096:6.096))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (5.552:5.552:5.552))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (6.116:6.116:6.116))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_158.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.366:3.366:3.366))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.363:3.363:3.363))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (4.280:4.280:4.280))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:status_tc\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb Net_158.main_1 (4.313:4.313:4.313))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.383:3.383:3.383))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.382:3.382:3.382))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer_1\:TimerUDB\:status_tc\\.main_1 (4.313:4.313:4.313))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.646:3.646:3.646))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.647:3.647:3.647))
    (INTERCONNECT \\Timer_1\:TimerUDB\:status_tc\\.q \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (9.099:9.099:9.099))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_fifo_load\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (8.531:8.531:8.531))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capt_int_temp\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_1 (4.887:4.887:4.887))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_0.main_2 (3.470:3.470:3.470))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q MODIN5_1.main_2 (4.444:4.444:4.444))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_1 (3.470:3.470:3.470))
    (INTERCONNECT \\Timer_2\:TimerUDB\:capture_last\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_2 (3.891:3.891:3.891))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:run_mode\\.main_1 (3.640:3.640:3.640))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_2\:TimerUDB\:timer_enable\\.main_2 (3.640:3.640:3.640))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (6.187:6.187:6.187))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (6.183:6.183:6.183))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:status_tc\\.main_1 (7.920:7.920:7.920))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:timer_enable\\.main_5 (7.920:7.920:7.920))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_2\:TimerUDB\:trig_disable\\.main_3 (7.920:7.920:7.920))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:status_tc\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\Timer_2\:TimerUDB\:run_mode\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_2 (6.079:6.079:6.079))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_3 (6.260:6.260:6.260))
    (INTERCONNECT \\Timer_2\:TimerUDB\:status_tc\\.q \\Timer_2\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_0.main_3 (7.270:7.270:7.270))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q MODIN5_1.main_3 (7.830:7.830:7.830))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_fifo_load\\.main_2 (7.270:7.270:7.270))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:capt_int_temp\\.main_3 (7.827:7.827:7.827))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.887:6.887:6.887))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (6.888:6.888:6.888))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_3 (3.249:3.249:3.249))
    (INTERCONNECT \\Timer_2\:TimerUDB\:timer_enable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_1 (3.249:3.249:3.249))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:timer_enable\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_2\:TimerUDB\:trig_disable\\.q \\Timer_2\:TimerUDB\:trig_disable\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_fifo_load\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capt_int_temp\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_1 (3.675:3.675:3.675))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_0.main_1 (3.189:3.189:3.189))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q MODIN8_1.main_1 (4.807:4.807:4.807))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\Timer_3\:TimerUDB\:capture_last\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:run_mode\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_3\:TimerUDB\:timer_enable\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.599:2.599:2.599))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.598:2.598:2.598))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:status_tc\\.main_1 (3.496:3.496:3.496))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:timer_enable\\.main_4 (3.496:3.496:3.496))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_3\:TimerUDB\:trig_disable\\.main_2 (3.496:3.496:3.496))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:status_tc\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_3\:TimerUDB\:run_mode\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.661:3.661:3.661))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.663:3.663:3.663))
    (INTERCONNECT \\Timer_3\:TimerUDB\:status_tc\\.q \\Timer_3\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.925:2.925:2.925))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_0.main_2 (6.111:6.111:6.111))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q MODIN8_1.main_2 (6.041:6.041:6.041))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_fifo_load\\.main_2 (5.530:5.530:5.530))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:capt_int_temp\\.main_2 (5.530:5.530:5.530))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.448:6.448:6.448))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (6.447:6.447:6.447))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_2 (2.632:2.632:2.632))
    (INTERCONNECT \\Timer_3\:TimerUDB\:timer_enable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_0 (2.632:2.632:2.632))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:timer_enable\\.main_6 (2.313:2.313:2.313))
    (INTERCONNECT \\Timer_3\:TimerUDB\:trig_disable\\.q \\Timer_3\:TimerUDB\:trig_disable\\.main_4 (2.313:2.313:2.313))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (4.184:4.184:4.184))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_fifo_load\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.632:3.632:3.632))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capt_int_temp\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.929:2.929:2.929))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_0.main_1 (4.804:4.804:4.804))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q MODIN11_1.main_1 (3.181:3.181:3.181))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_1 (3.465:3.465:3.465))
    (INTERCONNECT \\Timer_4\:TimerUDB\:capture_last\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_1 (3.465:3.465:3.465))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:run_mode\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_4\:TimerUDB\:timer_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.089:3.089:3.089))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.087:3.087:3.087))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:status_tc\\.main_1 (3.851:3.851:3.851))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:timer_enable\\.main_4 (3.851:3.851:3.851))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_4\:TimerUDB\:trig_disable\\.main_2 (3.851:3.851:3.851))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:status_tc\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_4\:TimerUDB\:run_mode\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.929:2.929:2.929))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\Timer_4\:TimerUDB\:status_tc\\.q \\Timer_4\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.205:4.205:4.205))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_0.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q MODIN11_1.main_2 (5.519:5.519:5.519))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_fifo_load\\.main_2 (4.580:4.580:4.580))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:capt_int_temp\\.main_2 (4.580:4.580:4.580))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.972:4.972:4.972))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.562:4.562:4.562))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\Timer_4\:TimerUDB\:timer_enable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:timer_enable\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\Timer_4\:TimerUDB\:trig_disable\\.q \\Timer_4\:TimerUDB\:trig_disable\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (7.563:7.563:7.563))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_fifo_load\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (8.110:8.110:8.110))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capt_int_temp\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_1 (6.169:6.169:6.169))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_1 (3.725:3.725:3.725))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_3 (3.725:3.725:3.725))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_3 (2.806:2.806:2.806))
    (INTERCONNECT \\Timer_5\:TimerUDB\:capture_last\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_3 (2.798:2.798:2.798))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_1 (3.548:3.548:3.548))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_1 (2.608:2.608:2.608))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_1 (2.621:2.621:2.621))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:capt_int_temp\\.main_0 (3.720:3.720:3.720))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:run_mode\\.main_0 (6.111:6.111:6.111))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_5\:TimerUDB\:timer_enable\\.main_0 (6.111:6.111:6.111))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_7 (3.732:3.732:3.732))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_7 (2.777:2.777:2.777))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_0\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_7 (2.804:2.804:2.804))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_5 (3.712:3.712:3.712))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_5 (2.767:2.767:2.767))
    (INTERCONNECT \\Timer_5\:TimerUDB\:int_capt_count_1\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_5 (2.785:2.785:2.785))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.602:2.602:2.602))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.603:2.603:2.603))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:status_tc\\.main_1 (3.487:3.487:3.487))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:timer_enable\\.main_4 (3.487:3.487:3.487))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_5\:TimerUDB\:trig_disable\\.main_2 (3.487:3.487:3.487))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:status_tc\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_3 (2.307:2.307:2.307))
    (INTERCONNECT \\Timer_5\:TimerUDB\:run_mode\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\Timer_5\:TimerUDB\:status_tc\\.q \\Timer_5\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.902:2.902:2.902))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_fifo_load\\.main_2 (8.135:8.135:8.135))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:capt_int_temp\\.main_4 (8.135:8.135:8.135))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_0\\.main_4 (10.397:10.397:10.397))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:int_capt_count_1\\.main_4 (9.837:9.837:9.837))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (6.235:6.235:6.235))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.582:4.582:4.582))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\Timer_5\:TimerUDB\:timer_enable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:timer_enable\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\Timer_5\:TimerUDB\:trig_disable\\.q \\Timer_5\:TimerUDB\:trig_disable\\.main_4 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.259:2.259:2.259))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.816:2.816:2.816))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.819:2.819:2.819))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.816:2.816:2.816))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (6.795:6.795:6.795))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (6.780:6.780:6.780))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.839:2.839:2.839))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.838:2.838:2.838))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (4.382:4.382:4.382))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.936:4.936:4.936))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.648:4.648:4.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (4.648:4.648:4.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.034:4.034:4.034))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (4.648:4.648:4.648))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (4.034:4.034:4.034))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.093:3.093:3.093))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.234:2.234:2.234))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.561:2.561:2.561))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.549:2.549:2.549))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.549:2.549:2.549))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.557:2.557:2.557))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.122:3.122:3.122))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.122:3.122:3.122))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.136:3.136:3.136))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.122:3.122:3.122))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.754:3.754:3.754))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (4.304:4.304:4.304))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.743:3.743:3.743))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.858:2.858:2.858))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (7.562:7.562:7.562))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (3.585:3.585:3.585))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.857:2.857:2.857))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (6.878:6.878:6.878))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.872:2.872:2.872))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.239:2.239:2.239))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (2.586:2.586:2.586))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.453:3.453:3.453))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.778:2.778:2.778))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.778:2.778:2.778))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.778:2.778:2.778))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (5.922:5.922:5.922))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (6.364:6.364:6.364))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (6.242:6.242:6.242))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (9.016:9.016:9.016))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (6.242:6.242:6.242))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.555:4.555:4.555))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (11.426:11.426:11.426))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (10.445:10.445:10.445))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (10.445:10.445:10.445))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (7.782:7.782:7.782))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (5.929:5.929:5.929))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (10.445:10.445:10.445))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (7.197:7.197:7.197))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (5.321:5.321:5.321))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (7.197:7.197:7.197))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (3.322:3.322:3.322))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (3.322:3.322:3.322))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (3.322:3.322:3.322))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (3.322:3.322:3.322))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.259:2.259:2.259))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (2.773:2.773:2.773))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (2.773:2.773:2.773))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.469:4.469:4.469))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.519:3.519:3.519))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (5.137:5.137:5.137))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (10.821:10.821:10.821))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.727:4.727:4.727))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (7.428:7.428:7.428))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (11.364:11.364:11.364))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (7.428:7.428:7.428))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (7.677:7.677:7.677))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.838:6.838:6.838))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (6.835:6.835:6.835))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (6.835:6.835:6.835))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.428:3.428:3.428))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (8.219:8.219:8.219))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (6.835:6.835:6.835))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.428:3.428:3.428))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.316:3.316:3.316))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (10.081:10.081:10.081))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (10.081:10.081:10.081))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (7.106:7.106:7.106))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.879:3.879:3.879))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (10.081:10.081:10.081))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (7.106:7.106:7.106))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (5.595:5.595:5.595))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_47.main_0 (6.551:6.551:6.551))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (3.018:3.018:3.018))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Master\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Slave\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_Slave\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_Master\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer_1\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_2\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_2\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_3\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_3\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_4\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_4\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_5\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_5\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_ColorSensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_ColorSensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_1\(0\)_PAD Motor_1_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_IN_2\(0\)_PAD Motor_1_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\).pad_out Motor_1_ENA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_ENA\(0\)_PAD Motor_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_A\(0\)_PAD Motor_1_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_1_Phase_B\(0\)_PAD Motor_1_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_3\(0\)_PAD Motor_2_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_IN_4\(0\)_PAD Motor_2_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\).pad_out Motor_2_ENB\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_ENB\(0\)_PAD Motor_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_A\(0\)_PAD Motor_2_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Motor_2_Phase_B\(0\)_PAD Motor_2_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo\(0\)_PAD Front_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger\(0\)_PAD Front_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_green\(0\)_PAD led_green\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Trigger\(0\)_PAD Right_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Echo\(0\)_PAD Right_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_input\(0\)_PAD IR_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Trigger\(0\)_PAD Left_Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Echo\(0\)_PAD Left_Echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_red\(0\)_PAD led_red\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Trigger_2\(0\)_PAD Front_Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Front_Echo_1\(0\)_PAD Front_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_blue\(0\)_PAD led_blue\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_LED\(0\)_PAD CS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CS_out\(0\)_PAD CS_out\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
