==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.96 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.58 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:75:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:113:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.9 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.51 seconds; current allocated memory: 757.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 772.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 788.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.363 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.49 seconds; current allocated memory: 756.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_156_12' (tx_src/transmitter.cpp:156:21) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.5 seconds; current allocated memory: 757.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.09 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.8 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.74 seconds; current allocated memory: 757.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 772.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.58 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.75 seconds; current allocated memory: 757.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 772.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 788.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 826.020 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 841.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'transmitter/output_q' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.48 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.8 seconds; current allocated memory: 757.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 771.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 788.562 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 826.266 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 842.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.56 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.08 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.71 seconds. CPU system time: 0 seconds. Elapsed time: 22.73 seconds; current allocated memory: 785.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.21 seconds; current allocated memory: 800.488 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:56:37) to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.26 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 842.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (tx_src/transmitter.cpp:27:22)
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.7 seconds; current allocated memory: 756.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 6.14 seconds; current allocated memory: 757.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.13 seconds; current allocated memory: 785.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.18 seconds. CPU system time: 0 seconds. Elapsed time: 23.18 seconds; current allocated memory: 800.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (tx_src/transmitter.cpp:72) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (tx_src/transmitter.cpp:95) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (tx_src/transmitter.cpp:113) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:684) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:116) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.32 seconds; current allocated memory: 843.340 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_1_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_2', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_3_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_5', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_5_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_9', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_7_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_13', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_13_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_25', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 858.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encoder'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'encoder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln46', tx_src/transmitter.cpp:46) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln46', tx_src/transmitter.cpp:46) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.47 seconds; current allocated memory: 756.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_153_12' (tx_src/transmitter.cpp:153:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_125_10' (tx_src/transmitter.cpp:125:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_116_9' (tx_src/transmitter.cpp:116:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_99_8' (tx_src/transmitter.cpp:99:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_7' (tx_src/transmitter.cpp:95:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_89_6' (tx_src/transmitter.cpp:89:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_84_5' (tx_src/transmitter.cpp:84:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_73_4' (tx_src/transmitter.cpp:73:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_28_1' (tx_src/transmitter.cpp:28:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:71:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:83:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:94:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.36 seconds. CPU system time: 0.68 seconds. Elapsed time: 6.06 seconds; current allocated memory: 757.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.33 seconds; current allocated memory: 785.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.38 seconds; current allocated memory: 800.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (tx_src/transmitter.cpp:28) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (tx_src/transmitter.cpp:71) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_4' (tx_src/transmitter.cpp:73) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (tx_src/transmitter.cpp:84) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_6' (tx_src/transmitter.cpp:89) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (tx_src/transmitter.cpp:94) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_7' (tx_src/transmitter.cpp:95) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_8' (tx_src/transmitter.cpp:99) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (tx_src/transmitter.cpp:112) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:684) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_9' (tx_src/transmitter.cpp:115) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (tx_src/transmitter.cpp:122) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (tx_src/transmitter.cpp:175:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 22.13 seconds; current allocated memory: 842.586 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_1_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_2', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_3_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_5', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_5_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_9', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_7_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_13', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_13_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_25', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 857.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encoder'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'encoder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 857.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.51 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.01 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.98 seconds; current allocated memory: 786.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.7 seconds; current allocated memory: 800.496 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:56:37) to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 24.45 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 842.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 842.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.37 seconds. CPU system time: 0.61 seconds. Elapsed time: 6 seconds; current allocated memory: 756.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_169_10' (tx_src/transmitter.cpp:169:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_139_8' (tx_src/transmitter.cpp:139:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_143_9' (tx_src/transmitter.cpp:143:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_7' (tx_src/transmitter.cpp:128:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_109_6' (tx_src/transmitter.cpp:109:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_104_5' (tx_src/transmitter.cpp:104:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.87 seconds; current allocated memory: 757.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 51.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 51.05 seconds; current allocated memory: 818.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 52.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 52.58 seconds; current allocated memory: 856.578 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 51.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 51.38 seconds; current allocated memory: 928.680 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataQ' (tx_src/transmitter.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:65:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:111:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:112:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:130:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:145:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:146:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:181:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.86 seconds; current allocated memory: 994.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i16' to 'p_hls_fptosi_double_i16'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 996.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 996.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 997.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 997.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 998.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 998.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 23.91 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('add1', tx_src/transmitter.cpp:145) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 60.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 60.69 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.27 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_h_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.53 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.85 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 788.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 833.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_11' (tx_src/transmitter.cpp:181) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 899.090 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 992.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 993.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 993.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 994.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 994.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 995.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 995.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 996.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 996.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 996.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 996.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 997.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 997.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 998.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 998.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 999.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 999.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 999.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 999.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 999.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1000.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1002.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1005.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1006.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1007.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1009.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1014.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_181_11' pipeline 'VITIS_LOOP_181_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_181_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1016.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.87 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 772.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 788.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.59 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.91 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 788.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 833.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_11' (tx_src/transmitter.cpp:181) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 899.082 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 992.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 993.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 993.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 994.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 994.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 995.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 995.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 996.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 996.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 996.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 997.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 997.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 998.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 998.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 999.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 999.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 999.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 999.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 999.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1000.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1002.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1005.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1006.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1007.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1009.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1014.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_181_11' pipeline 'VITIS_LOOP_181_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_181_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1016.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.41 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.7 seconds; current allocated memory: 757.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 790.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 833.207 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:122) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 899.273 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 981.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 983.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 985.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 985.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 985.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 985.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 985.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 986.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 987.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 987.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 988.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 988.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 988.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 988.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 988.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 989.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 991.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 995.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 998.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1003.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_encodedDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_qpskDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_symbolsI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_dataUpsampledI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1007.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1011.172 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1018.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for transmitter.
INFO: [VLOG 209-307] Generating Verilog RTL for transmitter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.16 seconds. CPU system time: 1.39 seconds. Elapsed time: 16.62 seconds; current allocated memory: 263.059 MB.
INFO: [HLS 200-112] Total CPU user time: 18.4 seconds. Total CPU system time: 1.77 seconds. Total elapsed time: 30.14 seconds; peak allocated memory: 1019.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.43 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.73 seconds; current allocated memory: 757.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 833.191 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 898.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.22 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.83 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.78 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 772.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 788.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 833.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 836.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for transmitter.
INFO: [VLOG 209-307] Generating Verilog RTL for transmitter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 177.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.49 seconds. CPU system time: 1.26 seconds. Elapsed time: 11.78 seconds; current allocated memory: 80.105 MB.
INFO: [HLS 200-112] Total CPU user time: 13.15 seconds. Total CPU system time: 1.62 seconds. Total elapsed time: 24.7 seconds; peak allocated memory: 836.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.37 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.63 seconds; current allocated memory: 757.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 833.195 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 898.988 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument ';', expects identifier (tx_src/transmitter.cpp:128:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.49 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:143:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:144:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.54 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.14 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 775.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 791.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 830.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 835.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 835.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument ';', expects identifier (tx_src/transmitter.cpp:128:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.44 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:143:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:144:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.52 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.09 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 775.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 791.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 830.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 835.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 835.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.5 seconds; current allocated memory: 756.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 256 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 256 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_127_7' (tx_src/transmitter.cpp:127:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, double*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.39 seconds. CPU system time: 0.51 seconds. Elapsed time: 10.9 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 780.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 790.500 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 829.125 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 834.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 836.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 841.973 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.59 seconds; current allocated memory: 756.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 512 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 512 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_127_7' (tx_src/transmitter.cpp:127:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, double*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.65 seconds. CPU system time: 0.51 seconds. Elapsed time: 21.18 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 788.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.719 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 829.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 834.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 836.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.160 MB.
INFO: [VHDL 208-304]