Command: synth_design -mode out_of_context -flatten_hierarchy full -top vga -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2598 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.219 ; gain = 163.137 ; free physical = 7256 ; free virtual = 31602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:54]
INFO: [Synth 8-3491] module 'wb_slave' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_slave.vhd:13' bound to instance 'u1' of component 'wb_slave' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:253]
INFO: [Synth 8-638] synthesizing module 'wb_slave' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_slave.vhd:68]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_slave.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'wb_slave' (1#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_slave.vhd:68]
INFO: [Synth 8-3491] module 'wb_master' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:25' bound to instance 'u2' of component 'wb_master' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:262]
INFO: [Synth 8-638] synthesizing module 'wb_master' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:70]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:14' bound to instance 'pixel_buf' of component 'FIFO' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:344]
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:36]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (2#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:36]
INFO: [Synth 8-3491] module 'colproc' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/colproc.vhd:14' bound to instance 'color_proc' of component 'colproc' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:364]
INFO: [Synth 8-638] synthesizing module 'colproc' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/colproc.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'colproc' (3#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/colproc.vhd:38]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:14' bound to instance 'RGB_buf' of component 'FIFO' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:370]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized1' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:36]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized1' (3#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'wb_master' (4#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:70]
INFO: [Synth 8-3491] module 'Pgen' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/pgen.vhd:14' bound to instance 'u3' of component 'Pgen' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:269]
INFO: [Synth 8-638] synthesizing module 'Pgen' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/pgen.vhd:51]
INFO: [Synth 8-3491] module 'Tgen' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/tgen.vhd:14' bound to instance 'vtgen' of component 'tgen' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/pgen.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Tgen' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/tgen.vhd:47]
INFO: [Synth 8-3491] module 'vtim' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:17' bound to instance 'hor_gen' of component 'vtim' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/tgen.vhd:76]
INFO: [Synth 8-638] synthesizing module 'vtim' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:34]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:128' bound to instance 'sync_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ro_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:70' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ud_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt' (5#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt' (6#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:128' bound to instance 'gdel_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:58]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:128' bound to instance 'gate_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized2' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:70' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized1' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized1' (6#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized2' (6#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ro_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:128' bound to instance 'len_cnt' of component 'ro_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ro_cnt__parameterized4' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ud_cnt' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:70' bound to instance 'cnt' of component 'ud_cnt' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ud_cnt__parameterized3' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
	Parameter SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_cnt__parameterized3' (6#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ro_cnt__parameterized4' (6#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'vtim' (7#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:34]
INFO: [Synth 8-3491] module 'vtim' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vtim.vhd:17' bound to instance 'ver_gen' of component 'vtim' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/tgen.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Tgen' (8#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/tgen.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Pgen' (9#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/pgen.vhd:51]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_DC' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo_dc.vhd:17' bound to instance 'u4' of component 'FIFO_DC' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:286]
INFO: [Synth 8-638] synthesizing module 'FIFO_DC' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo_dc.vhd:40]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'dual_ported_memory' declared at '/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/dpm.vhd:21' bound to instance 'mem' of component 'dual_ported_memory' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo_dc.vhd:107]
INFO: [Synth 8-638] synthesizing module 'dual_ported_memory' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/dpm.vhd:39]
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_ported_memory' (10#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/dpm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FIFO_DC' (11#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/fifo_dc.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'vga' (12#1) [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/vga.vhd:54]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[31]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[30]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[29]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[28]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[27]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[26]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[25]
WARNING: [Synth 8-3331] design colproc has unconnected port WB_Di[24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.656 ; gain = 204.574 ; free physical = 7213 ; free virtual = 31559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.656 ; gain = 204.574 ; free physical = 7212 ; free virtual = 31559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.660 ; gain = 212.578 ; free physical = 7212 ; free virtual = 31559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'statemachine.c_state_reg' in module 'colproc'
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'WB_block.STB_O_reg' into 'WB_block.CYC_O_reg' [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/wb_master.vhd:317]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_vga/Sources/hdl/vga/counter.vhd:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                fill_buf |                              001 |                              001
             col_16bpp_a |                              010 |                              100
             col_16bpp_b |                              011 |                              101
                  iSTATE |                              100 |                              111
               col_24bpp |                              101 |                              110
                col_8bpp |                              110 |                              011
                 bw_8bpp |                              111 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statemachine.c_state_reg' using encoding 'sequential' in module 'colproc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.684 ; gain = 229.602 ; free physical = 7198 ; free virtual = 31544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---RAMs : 
	               6K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 7     
	   7 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 39    
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module wb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 2     
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module colproc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 7     
	   7 Input      8 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module wb_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ud_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ud_cnt__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ud_cnt__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ro_cnt__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vtim 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module Tgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Pgen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module dual_ported_memory 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module FIFO_DC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.691 ; gain = 303.609 ; free physical = 7123 ; free virtual = 31470
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.699 ; gain = 311.617 ; free physical = 7116 ; free virtual = 31462
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.699 ; gain = 311.617 ; free physical = 7116 ; free virtual = 31462

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_ported_memory | mem_reg    | 256 x 24               | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|vga         | u2/pixel_buf/mem_reg | Implied   | 16 x 32              | RAM32M x 6   | 
|vga         | u2/RGB_buf/mem_reg   | Implied   | 8 x 24               | RAM32M x 4   | 
+------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/WB_block.WE_O_reg )
INFO: [Synth 8-3886] merging instance 'u2/WB_block.SEL_O_reg[0]' (FDP) to 'u2/WB_block.SEL_O_reg[3]'
INFO: [Synth 8-3886] merging instance 'u2/WB_block.SEL_O_reg[1]' (FDP) to 'u2/WB_block.SEL_O_reg[3]'
INFO: [Synth 8-3886] merging instance 'u2/WB_block.SEL_O_reg[2]' (FDP) to 'u2/WB_block.SEL_O_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u2/WB_block.SEL_O_reg[3] )
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[2]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[3]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[7]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[8]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[9]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[10]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[11]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[12]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[13]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[14]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[15]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[18]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[19]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[20]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[21]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[22]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[23]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[24]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[25]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[26]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[27]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[28]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[29]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/stat_reg[30]' (FDCE) to 'u1/stat_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/stat_reg[31] )
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[31]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[30]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[29]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[28]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[27]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[26]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[25]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[24]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[23]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[22]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[21]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[20]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[19]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[18]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[15]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[14]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[13]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[12]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[11]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[10]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[9]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[8]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[7]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[3]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u1/stat_reg[2]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u2/WB_block.WE_O_reg) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u2/WB_block.SEL_O_reg[3]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u2/WB_block.SEL_O_reg[2]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u2/WB_block.SEL_O_reg[1]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u2/WB_block.SEL_O_reg[0]) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u4/rfull_reg) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u4/rd_full_reg) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u4/wempty_reg) is unused and will be removed from module vga.
WARNING: [Synth 8-3332] Sequential element (u4/wr_empty_reg) is unused and will be removed from module vga.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.738 ; gain = 361.656 ; free physical = 7066 ; free virtual = 31413
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.738 ; gain = 361.656 ; free physical = 7066 ; free virtual = 31413

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.738 ; gain = 361.656 ; free physical = 7066 ; free virtual = 31413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u4/mem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7059 ; free virtual = 31406
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7059 ; free virtual = 31406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7059 ; free virtual = 31406
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7056 ; free virtual = 31403
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7057 ; free virtual = 31404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7057 ; free virtual = 31404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    38|
|2     |LUT1     |    99|
|3     |LUT2     |    73|
|4     |LUT3     |   100|
|5     |LUT4     |   100|
|6     |LUT5     |   116|
|7     |LUT6     |   173|
|8     |MUXF7    |    30|
|9     |RAM32M   |    10|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   236|
|12    |FDPE     |     2|
|13    |FDRE     |   366|
|14    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1348|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.746 ; gain = 369.664 ; free physical = 7057 ; free virtual = 31404
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.746 ; gain = 280.523 ; free physical = 7057 ; free virtual = 31404
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.754 ; gain = 369.672 ; free physical = 7057 ; free virtual = 31404
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga' is not ideal for floorplanning, since the cellview 'vga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1397.617 ; gain = 435.980 ; free physical = 7013 ; free virtual = 31356
