{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@352:362@HdlIdDef", "\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@566:576", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@567:577", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@346:356", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@354:364", "reg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@240:250", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@256:266", "reg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@280:290", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@351:361", "reg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@355:365", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@261:271", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@258:268", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@569:579", "reg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@568:578", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@338:348", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@279:289", "reg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@237:247", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@572:582", "reg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@570:580", "\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@238:248", "reg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@235:245", "reg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@281:291", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@284:294", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@564:574", "// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@349:359", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@257:267", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@340:350", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@259:269", "reg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@282:292", "reg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@348:358", "reg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@350:360", "reg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@573:583", "reg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@344:354", "\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_axis_tready_int_early = output_axis_tready | (~temp_axis_tvalid_reg & ~output_axis_tvalid_reg) | (~temp_axis_tvalid_reg & ~output_axis_tvalid_int);\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@236:246", "reg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\n"]], "Diff Content": {"Delete": [[357, "reg        temp_axis_tuser_reg = 0;\n"]], "Add": [[357, "reg [63:0] output_axis_tdata_reg = 64'd0;\n"], [357, "reg [7:0]  output_axis_tkeep_reg = 8'd0;\n"], [357, "reg        output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\n"], [357, "reg        output_axis_tlast_reg = 1'b0;\n"], [357, "reg        output_axis_tuser_reg = 1'b0;\n"], [357, "reg [63:0] temp_axis_tdata_reg = 64'd0;\n"], [357, "reg [7:0]  temp_axis_tkeep_reg = 8'd0;\n"], [357, "reg        temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], [357, "reg        temp_axis_tlast_reg = 1'b0;\n"], [357, "reg        temp_axis_tuser_reg = 1'b0;\n"], [357, "reg store_axis_int_to_output;\n"], [357, "reg store_axis_int_to_temp;\n"], [357, "reg store_axis_temp_to_output;\n"]]}}