#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun  8 12:59:28 2020
# Process ID: 5380
# Current directory: C:/Users/jbm/Desktop/depart_good_2019.1/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3344 C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.xpr
# Log file: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/vivado.log
# Journal file: C:/Users/jbm/Desktop/depart_good_2019.1/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/jbm/vivado-library-2018.2-1', nor could it be found using path 'C:/Users/rhev2401/Downloads/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jbm/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 831.902 ; gain = 177.820
open_bd_design {C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:module_ref:mux32:1.0 - mux32_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2_Cycle_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Registre_Decalage
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/Q(data) and /Calcul_Moyenne/DSP_0/Registre_Decalage/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/CE(ce) and /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/D(data)
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/myip_0/o_data_available(undef) and /Calcul_Moyenne/DSP_0/CE(ce)
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Successfully read diagram <design_1> from BD file <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
set_property name Calculs [get_bd_cells Calcul_Moyenne]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/axi_intc_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/xlconcat_0]
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.tmp/myip_v1_0_project c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jbm/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.930 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property previous_version_for_upgrade xilinx.com:user:myip:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project APP6
delete_bd_objs [get_bd_intf_nets Calculs/microblaze_0_axi_periph_M05_AXI] [get_bd_nets Calculs/xlconcat_0_dout] [get_bd_nets Calculs/c_addsub_0_S] [get_bd_nets Calculs/myip_0_o_data_available] [get_bd_nets Calculs/myip_0_o_data1] [get_bd_nets Calculs/rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells Calculs/myip_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets Calculs/microblaze_0_axi_periph_M05_AXI] [get_bd_nets Calculs/xlconcat_0_dout] [get_bd_nets Calculs/c_addsub_0_S] [get_bd_nets Calculs/myip_0_o_data_available] [get_bd_nets Calculs/myip_0_o_data1] [get_bd_nets Calculs/rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells Calculs/myip_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calculs/myip_0/o_data_available(undef) and /Calculs/DSP_0/CE(ce)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
delete_bd_objs [get_bd_cells myip_0]
set_property  ip_repo_paths  c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
current_project myip_v1_0_project
current_project APP6
upgrade_ip -vlnv xilinx.com:user:myip:1.1 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_myip_0_0 from myip_v1.0 1.0 to myip_v1.0 1.1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_moyenne_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_dummy_data'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i_moyenne_data' is not found on the upgraded version of the cell '/Calculs/myip_0'. Its connection to the net 'xlconcat_0_dout' has been removed.
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calculs/DSP_0/CE(ce) and /Calculs/myip_0_upgraded_ipi/o_data_available(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myip_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jbm/Desktop/depart_good_2019.1/APP6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jbm/Desktop/depart_good_2019.1/APP6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /Calculs/DSP_0/mux32_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Calculs/myip_0/i_dummy_data

Wrote  : <C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Registre_Decalage .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_2_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/mux32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.473 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_myip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.262 MB.
export_ip_user_files -of_objects [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_myip_0_0_synth_1
[Mon Jun  8 13:33:58 2020] Launched design_1_myip_0_0_synth_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/design_1_myip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files -ipstatic_source_dir C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/modelsim} {questa=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/questa} {riviera=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/riviera} {activehdl=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets Calculs/xlconcat_0_dout] [get_bd_pins Calculs/DSP_0/Moyenne]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property location {4 1168 272} [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_nets Calculs/DSP_0/myip_0_o_data1] [get_bd_nets Calculs/DSP_0/myip_0_o_data] [get_bd_cells Calculs/DSP_0/mux32_0]
update_compile_order -fileset sources_1
move_bd_cells [get_bd_cells Calculs] [get_bd_cells c_addsub_0]
move_bd_cells [get_bd_cells Calculs/DSP_0] [get_bd_cells Calculs/c_addsub_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins Calculs/DSP_0/in1] [get_bd_pins Calculs/DSP_0/c_addsub_0/A]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/B] [get_bd_pins Calculs/DSP_0/Registre_Decalage/Q]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/S] [get_bd_pins Calculs/DSP_0/Registre_Decalage/D]
connect_bd_net [get_bd_pins Calculs/DSP_0/CLK] [get_bd_pins Calculs/DSP_0/c_addsub_0/CLK]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/CE] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_1/Q]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calculs/DSP_0/Delai_1_Cycle_1/Q(data) and /Calculs/DSP_0/c_addsub_0/CE(ce)
disconnect_bd_net /Calculs/DSP_0/Delai_1_Cycle_Q [get_bd_pins Calculs/DSP_0/Registre_Decalage/CE]
connect_bd_net [get_bd_pins Calculs/DSP_0/Registre_Decalage/CE] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_2/Q]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calculs/DSP_0/Delai_1_Cycle_2/Q(data) and /Calculs/DSP_0/Registre_Decalage/CE(ce)
regenerate_bd_layout
regenerate_bd_layout
disconnect_bd_net /reset_0_1 [get_bd_pins clk_wiz_1/reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clk_wiz_1/reset]
set_property location {4 926 375} [get_bd_cells axi_intc_0]
set_property location {3 614 349} [get_bd_cells xlconcat_0]
set_property location {5 1189 860} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {4 856 716} [get_bd_cells clk_wiz_1]
set_property location {2 635 635} [get_bd_cells xlconstant_0]
set_property location {389 376} [get_bd_ports INT_NIC100]
set_property location {0.5 179 363} [get_bd_cells xlconcat_0]
set_property location {1 126 674} [get_bd_cells xlconstant_0]
set_property location {1.5 457 367} [get_bd_cells axi_intc_0]
set_property location {2 398 597} [get_bd_cells mdm_1]
set_property location {2 446 703} [get_bd_cells clk_wiz_1]
set_property location {2.5 817 548} [get_bd_cells microblaze_0]
set_property location {3 812 815} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {3.5 1259 549} [get_bd_cells microblaze_0_local_memory]
set_property location {4 1277 713} [get_bd_cells microblaze_0_local_memory]
set_property location {3.5 1060 298} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1084 699} [get_bd_cells microblaze_0_local_memory]
set_property location {5 2033 342} [get_bd_cells axi_gpio_0]
set_property location {5 1972 312} [get_bd_cells axi_uartlite_0]
set_property location {4.5 1490 312} [get_bd_cells axi_uartlite_0]
set_property location {5 1476 153} [get_bd_cells Calculs]
set_property location {5 1520 478} [get_bd_cells axi_gpio_0]
set_property location {5 1376 666} [get_bd_cells axi_quad_spi_0]
set_property location {1890 526} [get_bd_intf_ports UART]
set_property location {2226 331} [get_bd_intf_ports UART]
set_property location {2242 664} [get_bd_intf_ports Pmod_NIC100]
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Calculs/myip_0/i_dummy_data

copy_bd_objs /  [get_bd_cells {xlconstant_0}]
move_bd_cells [get_bd_cells Calculs] [get_bd_cells xlconstant_1]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/DSP_0]
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/DSP_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calculs/myip_0/o_data_available(undef) and /Calculs/DSP_0/CE(ce)
connect_bd_net [get_bd_pins Calculs/xlconstant_1/dout] [get_bd_pins Calculs/myip_0/i_dummy_data]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0xF13D6AC4}] [get_bd_cells Calculs/xlconstant_1]
endgroup
set_property location {5 1640 67} [get_bd_cells Calculs]
set_property location {1813 240} [get_bd_intf_ports UART]
set_property location {1813 372} [get_bd_intf_ports GPIO_0]
set_property location {1807 412} [get_bd_ports LEDS]
set_property location {1797 552} [get_bd_intf_ports Pmod_NIC100]
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Calculs/DSP_0/c_addsub_0/A'(15) to net 'in1_1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Calculs/DSP_0/c_addsub_0/A'(15) to net 'in1_1'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Registre_Decalage .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_2_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/c_addsub_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.398 MB.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Jun  8 13:47:53 2020] Launched design_1_c_addsub_0_0_synth_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/design_1_c_addsub_0_0_synth_1/runme.log
[Mon Jun  8 13:47:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1737.613 ; gain = 9.141
reset_run design_1_c_addsub_0_0_synth_1
startgroup
set_property -dict [list CONFIG.A_Width.VALUE_SRC USER] [get_bd_cells Calculs/DSP_0/c_addsub_0]
set_property -dict [list CONFIG.A_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
startgroup
set_property -dict [list CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells Calculs/DSP_0/c_addsub_0]
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
startgroup
set_property -dict [list CONFIG.Depth {1}] [get_bd_cells Calculs/DSP_0/Registre_Decalage]
endgroup
disconnect_bd_net /Calculs/DSP_0/Delai_1_Cycle_Q [get_bd_pins Calculs/DSP_0/c_addsub_0/CE]
delete_bd_objs [get_bd_nets Calculs/DSP_0/c_addsub_0_S] [get_bd_cells Calculs/DSP_0/Registre_Decalage]
connect_bd_net [get_bd_pins Calculs/DSP_0/Somme] [get_bd_pins Calculs/DSP_0/c_addsub_0/S]
delete_bd_objs [get_bd_nets Calculs/DSP_0/Delai_1_Cycle_2_Q] [get_bd_nets Calculs/DSP_0/Delai_2_Cycle_Q] [get_bd_cells Calculs/DSP_0/Delai_2_Cycle_2]
connect_bd_net [get_bd_pins Calculs/DSP_0/Interrupt] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_2/Q]
connect_bd_net [get_bd_pins Calculs/DSP_0/CE] [get_bd_pins Calculs/DSP_0/c_addsub_0/CE]
startgroup
set_property -dict [list CONFIG.SCLR {true}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
connect_bd_net [get_bd_pins Calculs/s00_axi_aresetn] [get_bd_pins Calculs/DSP_0/c_addsub_0/SCLR]
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /Calculs/DSP_0/c_addsub_0/SCLR(ACTIVE_HIGH) and /rst_clk_wiz_1_100M/peripheral_aresetn(ACTIVE_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets Calculs/DSP_0/s00_axi_aresetn_1]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/SCLR] [get_bd_pins rst_clk_wiz_1_100M/peripheral_reset]
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calculs/DSP_0/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calculs/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/Delai_1_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calculs/DSP_0/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.398 MB.
[Mon Jun  8 13:54:37 2020] Launched design_1_c_addsub_0_0_synth_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/design_1_c_addsub_0_0_synth_1/runme.log
[Mon Jun  8 13:54:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd
file delete -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  8 13:56:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/runme.log
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_aa60017.ui> 
file copy -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  8 14:37:21 2020...
