{
    "top": "uart_cnn",
    "files":
    ["rtl/top/uart_cnn.sv"
    ,"rtl/blocks/mag.sv"
    ,"rtl/blocks/conv_layer.sv"
    ,"rtl/blocks/packer.sv"
    ,"rtl/blocks/unpacker.sv"
    ,"rtl/lib/counter.sv"
    ,"rtl/lib/counter_roll.sv"
    ,"rtl/lib/delaybuffer.sv"
    ,"rtl/lib/ram_1r1w_sync.sv"
    ,"rtl/lib/elastic.sv"
    ,"rtl/vendor/dff.sv"
    ,"rtl/vendor/inv.sv"
    ,"boards/icebreakerV1_1a/SB_PLL40_2_PAD.sv"
    ,"rtl/vendor/verilog-uart/uart_rx.v"
    ,"rtl/vendor/verilog-uart/uart_tx.v"
    ,"rtl/vendor/verilog-uart/uart.v"
    ,"rtl/blocks/skid_buffer.sv"
    ,"rtl/blocks/framer.sv"
    ,"rtl/blocks/deframer.sv"
    ,"rtl/lib/multi_delay_buffer.sv"
    ,"rtl/lib/mac.sv"
    ]
}
