    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 1
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; RX_1
RX_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RX_1__0__MASK EQU 0x10
RX_1__0__PC EQU CYREG_PRT12_PC4
RX_1__0__PORT EQU 12
RX_1__0__SHIFT EQU 4
RX_1__AG EQU CYREG_PRT12_AG
RX_1__BIE EQU CYREG_PRT12_BIE
RX_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_1__BYP EQU CYREG_PRT12_BYP
RX_1__DM0 EQU CYREG_PRT12_DM0
RX_1__DM1 EQU CYREG_PRT12_DM1
RX_1__DM2 EQU CYREG_PRT12_DM2
RX_1__DR EQU CYREG_PRT12_DR
RX_1__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_1__MASK EQU 0x10
RX_1__PORT EQU 12
RX_1__PRT EQU CYREG_PRT12_PRT
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_1__PS EQU CYREG_PRT12_PS
RX_1__SHIFT EQU 4
RX_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_1__SLW EQU CYREG_PRT12_SLW

; TX_1
TX_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TX_1__0__MASK EQU 0x20
TX_1__0__PC EQU CYREG_PRT12_PC5
TX_1__0__PORT EQU 12
TX_1__0__SHIFT EQU 5
TX_1__AG EQU CYREG_PRT12_AG
TX_1__BIE EQU CYREG_PRT12_BIE
TX_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_1__BYP EQU CYREG_PRT12_BYP
TX_1__DM0 EQU CYREG_PRT12_DM0
TX_1__DM1 EQU CYREG_PRT12_DM1
TX_1__DM2 EQU CYREG_PRT12_DM2
TX_1__DR EQU CYREG_PRT12_DR
TX_1__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_1__MASK EQU 0x20
TX_1__PORT EQU 12
TX_1__PRT EQU CYREG_PRT12_PRT
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_1__PS EQU CYREG_PRT12_PS
TX_1__SHIFT EQU 5
TX_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_1__SLW EQU CYREG_PRT12_SLW

; UART_arb_int
UART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_arb_int__INTC_MASK EQU 0x400000
UART_arb_int__INTC_NUMBER EQU 22
UART_arb_int__INTC_PRIOR_NUM EQU 7
UART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
UART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_bus_reset
UART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_bus_reset__INTC_MASK EQU 0x800000
UART_bus_reset__INTC_NUMBER EQU 23
UART_bus_reset__INTC_PRIOR_NUM EQU 7
UART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
UART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_Dm
UART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
UART_Dm__0__MASK EQU 0x80
UART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
UART_Dm__0__PORT EQU 15
UART_Dm__0__SHIFT EQU 7
UART_Dm__AG EQU CYREG_PRT15_AG
UART_Dm__AMUX EQU CYREG_PRT15_AMUX
UART_Dm__BIE EQU CYREG_PRT15_BIE
UART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_Dm__BYP EQU CYREG_PRT15_BYP
UART_Dm__CTL EQU CYREG_PRT15_CTL
UART_Dm__DM0 EQU CYREG_PRT15_DM0
UART_Dm__DM1 EQU CYREG_PRT15_DM1
UART_Dm__DM2 EQU CYREG_PRT15_DM2
UART_Dm__DR EQU CYREG_PRT15_DR
UART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_Dm__MASK EQU 0x80
UART_Dm__PORT EQU 15
UART_Dm__PRT EQU CYREG_PRT15_PRT
UART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_Dm__PS EQU CYREG_PRT15_PS
UART_Dm__SHIFT EQU 7
UART_Dm__SLW EQU CYREG_PRT15_SLW

; UART_Dp
UART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
UART_Dp__0__MASK EQU 0x40
UART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
UART_Dp__0__PORT EQU 15
UART_Dp__0__SHIFT EQU 6
UART_Dp__AG EQU CYREG_PRT15_AG
UART_Dp__AMUX EQU CYREG_PRT15_AMUX
UART_Dp__BIE EQU CYREG_PRT15_BIE
UART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
UART_Dp__BYP EQU CYREG_PRT15_BYP
UART_Dp__CTL EQU CYREG_PRT15_CTL
UART_Dp__DM0 EQU CYREG_PRT15_DM0
UART_Dp__DM1 EQU CYREG_PRT15_DM1
UART_Dp__DM2 EQU CYREG_PRT15_DM2
UART_Dp__DR EQU CYREG_PRT15_DR
UART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
UART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
UART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
UART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
UART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
UART_Dp__MASK EQU 0x40
UART_Dp__PORT EQU 15
UART_Dp__PRT EQU CYREG_PRT15_PRT
UART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
UART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
UART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
UART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
UART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
UART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
UART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
UART_Dp__PS EQU CYREG_PRT15_PS
UART_Dp__SHIFT EQU 6
UART_Dp__SLW EQU CYREG_PRT15_SLW
UART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; UART_dp_int
UART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_dp_int__INTC_MASK EQU 0x1000
UART_dp_int__INTC_NUMBER EQU 12
UART_dp_int__INTC_PRIOR_NUM EQU 7
UART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
UART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_ep_0
UART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_0__INTC_MASK EQU 0x1000000
UART_ep_0__INTC_NUMBER EQU 24
UART_ep_0__INTC_PRIOR_NUM EQU 7
UART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
UART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_ep_1
UART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_1__INTC_MASK EQU 0x01
UART_ep_1__INTC_NUMBER EQU 0
UART_ep_1__INTC_PRIOR_NUM EQU 7
UART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_ep_2
UART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_2__INTC_MASK EQU 0x02
UART_ep_2__INTC_NUMBER EQU 1
UART_ep_2__INTC_PRIOR_NUM EQU 7
UART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_ep_3
UART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_ep_3__INTC_MASK EQU 0x04
UART_ep_3__INTC_NUMBER EQU 2
UART_ep_3__INTC_PRIOR_NUM EQU 7
UART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_sof_int
UART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_sof_int__INTC_MASK EQU 0x200000
UART_sof_int__INTC_NUMBER EQU 21
UART_sof_int__INTC_PRIOR_NUM EQU 7
UART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
UART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_USB
UART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
UART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
UART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
UART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
UART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
UART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
UART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
UART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
UART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
UART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
UART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
UART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
UART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
UART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
UART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
UART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
UART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
UART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
UART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
UART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
UART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
UART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
UART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
UART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
UART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
UART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
UART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
UART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
UART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
UART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
UART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
UART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
UART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
UART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
UART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
UART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
UART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
UART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
UART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
UART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
UART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
UART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
UART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
UART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
UART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
UART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
UART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
UART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
UART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
UART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
UART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
UART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
UART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
UART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
UART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
UART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
UART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
UART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
UART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
UART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
UART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
UART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
UART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
UART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
UART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
UART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
UART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
UART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
UART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
UART_USB__CR0 EQU CYREG_USB_CR0
UART_USB__CR1 EQU CYREG_USB_CR1
UART_USB__CWA EQU CYREG_USB_CWA
UART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
UART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
UART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
UART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
UART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
UART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
UART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
UART_USB__EP0_CR EQU CYREG_USB_EP0_CR
UART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
UART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
UART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
UART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
UART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
UART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
UART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
UART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
UART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
UART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
UART_USB__PM_ACT_MSK EQU 0x01
UART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
UART_USB__PM_STBY_MSK EQU 0x01
UART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
UART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
UART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
UART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
UART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
UART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
UART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
UART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
UART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
UART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
UART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
UART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
UART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
UART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
UART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
UART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
UART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
UART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
UART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
UART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
UART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
UART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
UART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
UART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
UART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
UART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
UART_USB__SOF0 EQU CYREG_USB_SOF0
UART_USB__SOF1 EQU CYREG_USB_SOF1
UART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
UART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
UART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; CAN_1_CanIP
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

; CAN_1_isr
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 2
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; VTherm
VTherm__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
VTherm__0__MASK EQU 0x20
VTherm__0__PC EQU CYREG_PRT3_PC5
VTherm__0__PORT EQU 3
VTherm__0__SHIFT EQU 5
VTherm__AG EQU CYREG_PRT3_AG
VTherm__AMUX EQU CYREG_PRT3_AMUX
VTherm__BIE EQU CYREG_PRT3_BIE
VTherm__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VTherm__BYP EQU CYREG_PRT3_BYP
VTherm__CTL EQU CYREG_PRT3_CTL
VTherm__DM0 EQU CYREG_PRT3_DM0
VTherm__DM1 EQU CYREG_PRT3_DM1
VTherm__DM2 EQU CYREG_PRT3_DM2
VTherm__DR EQU CYREG_PRT3_DR
VTherm__INP_DIS EQU CYREG_PRT3_INP_DIS
VTherm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VTherm__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VTherm__LCD_EN EQU CYREG_PRT3_LCD_EN
VTherm__MASK EQU 0x20
VTherm__PORT EQU 3
VTherm__PRT EQU CYREG_PRT3_PRT
VTherm__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VTherm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VTherm__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VTherm__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VTherm__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VTherm__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VTherm__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VTherm__PS EQU CYREG_PRT3_PS
VTherm__SHIFT EQU 5
VTherm__SLW EQU CYREG_PRT3_SLW

; isr_pid
isr_pid__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pid__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pid__INTC_MASK EQU 0x20
isr_pid__INTC_NUMBER EQU 5
isr_pid__INTC_PRIOR_NUM EQU 1
isr_pid__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_pid__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pid__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; TimerPID_TimerUDB
TimerPID_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TimerPID_TimerUDB_rstSts_stsreg__0__POS EQU 0
TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
TimerPID_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TimerPID_TimerUDB_rstSts_stsreg__2__POS EQU 2
TimerPID_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TimerPID_TimerUDB_rstSts_stsreg__3__POS EQU 3
TimerPID_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TimerPID_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
TimerPID_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimerPID_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimerPID_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TimerPID_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
TimerPID_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
TimerPID_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
TimerPID_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
TimerPID_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
TimerPID_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
TimerPID_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
TimerPID_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
TimerPID_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
TimerPID_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TimerPID_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
TimerPID_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
TimerPID_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
TimerPID_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimerPID_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
TimerPID_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
TimerPID_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
TimerPID_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
TimerPID_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
TimerPID_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
TimerPID_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
TimerPID_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TimerPID_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
TimerPID_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
TimerPID_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TimerPID_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TimerPID_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
TimerPID_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
TimerPID_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TimerPID_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
TimerPID_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
TimerPID_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TimerPID_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TimerPID_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
TimerPID_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
TimerPID_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
TimerPID_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; pwmFan_1_PWMUDB
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
pwmFan_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwmFan_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
pwmFan_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
pwmFan_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwmFan_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
pwmFan_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwmFan_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwmFan_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwmFan_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwmFan_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwmFan_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
pwmFan_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
pwmFan_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
pwmFan_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
pwmFan_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
pwmFan_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL

; pwmFan_2_PWMUDB
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
pwmFan_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwmFan_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
pwmFan_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
pwmFan_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwmFan_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
pwmFan_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwmFan_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwmFan_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwmFan_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwmFan_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwmFan_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
pwmFan_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
pwmFan_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
pwmFan_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1
pwmFan_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
pwmFan_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; Can_Enable
Can_Enable__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Can_Enable__0__MASK EQU 0x04
Can_Enable__0__PC EQU CYREG_PRT1_PC2
Can_Enable__0__PORT EQU 1
Can_Enable__0__SHIFT EQU 2
Can_Enable__AG EQU CYREG_PRT1_AG
Can_Enable__AMUX EQU CYREG_PRT1_AMUX
Can_Enable__BIE EQU CYREG_PRT1_BIE
Can_Enable__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Can_Enable__BYP EQU CYREG_PRT1_BYP
Can_Enable__CTL EQU CYREG_PRT1_CTL
Can_Enable__DM0 EQU CYREG_PRT1_DM0
Can_Enable__DM1 EQU CYREG_PRT1_DM1
Can_Enable__DM2 EQU CYREG_PRT1_DM2
Can_Enable__DR EQU CYREG_PRT1_DR
Can_Enable__INP_DIS EQU CYREG_PRT1_INP_DIS
Can_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Can_Enable__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Can_Enable__LCD_EN EQU CYREG_PRT1_LCD_EN
Can_Enable__MASK EQU 0x04
Can_Enable__PORT EQU 1
Can_Enable__PRT EQU CYREG_PRT1_PRT
Can_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Can_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Can_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Can_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Can_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Can_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Can_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Can_Enable__PS EQU CYREG_PRT1_PS
Can_Enable__SHIFT EQU 2
Can_Enable__SLW EQU CYREG_PRT1_SLW

; CAN_Standby
CAN_Standby__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CAN_Standby__0__MASK EQU 0x10
CAN_Standby__0__PC EQU CYREG_PRT6_PC4
CAN_Standby__0__PORT EQU 6
CAN_Standby__0__SHIFT EQU 4
CAN_Standby__AG EQU CYREG_PRT6_AG
CAN_Standby__AMUX EQU CYREG_PRT6_AMUX
CAN_Standby__BIE EQU CYREG_PRT6_BIE
CAN_Standby__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CAN_Standby__BYP EQU CYREG_PRT6_BYP
CAN_Standby__CTL EQU CYREG_PRT6_CTL
CAN_Standby__DM0 EQU CYREG_PRT6_DM0
CAN_Standby__DM1 EQU CYREG_PRT6_DM1
CAN_Standby__DM2 EQU CYREG_PRT6_DM2
CAN_Standby__DR EQU CYREG_PRT6_DR
CAN_Standby__INP_DIS EQU CYREG_PRT6_INP_DIS
CAN_Standby__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CAN_Standby__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CAN_Standby__LCD_EN EQU CYREG_PRT6_LCD_EN
CAN_Standby__MASK EQU 0x10
CAN_Standby__PORT EQU 6
CAN_Standby__PRT EQU CYREG_PRT6_PRT
CAN_Standby__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CAN_Standby__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CAN_Standby__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CAN_Standby__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CAN_Standby__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CAN_Standby__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CAN_Standby__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CAN_Standby__PS EQU CYREG_PRT6_PS
CAN_Standby__SHIFT EQU 4
CAN_Standby__SLW EQU CYREG_PRT6_SLW

; fanPeltier1
fanPeltier1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
fanPeltier1__0__MASK EQU 0x02
fanPeltier1__0__PC EQU CYREG_PRT6_PC1
fanPeltier1__0__PORT EQU 6
fanPeltier1__0__SHIFT EQU 1
fanPeltier1__AG EQU CYREG_PRT6_AG
fanPeltier1__AMUX EQU CYREG_PRT6_AMUX
fanPeltier1__BIE EQU CYREG_PRT6_BIE
fanPeltier1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
fanPeltier1__BYP EQU CYREG_PRT6_BYP
fanPeltier1__CTL EQU CYREG_PRT6_CTL
fanPeltier1__DM0 EQU CYREG_PRT6_DM0
fanPeltier1__DM1 EQU CYREG_PRT6_DM1
fanPeltier1__DM2 EQU CYREG_PRT6_DM2
fanPeltier1__DR EQU CYREG_PRT6_DR
fanPeltier1__INP_DIS EQU CYREG_PRT6_INP_DIS
fanPeltier1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
fanPeltier1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
fanPeltier1__LCD_EN EQU CYREG_PRT6_LCD_EN
fanPeltier1__MASK EQU 0x02
fanPeltier1__PORT EQU 6
fanPeltier1__PRT EQU CYREG_PRT6_PRT
fanPeltier1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
fanPeltier1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
fanPeltier1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
fanPeltier1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
fanPeltier1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
fanPeltier1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
fanPeltier1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
fanPeltier1__PS EQU CYREG_PRT6_PS
fanPeltier1__SHIFT EQU 1
fanPeltier1__SLW EQU CYREG_PRT6_SLW

; fanPeltier1_Enable
fanPeltier1_Enable__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
fanPeltier1_Enable__0__MASK EQU 0x01
fanPeltier1_Enable__0__PC EQU CYREG_PRT6_PC0
fanPeltier1_Enable__0__PORT EQU 6
fanPeltier1_Enable__0__SHIFT EQU 0
fanPeltier1_Enable__AG EQU CYREG_PRT6_AG
fanPeltier1_Enable__AMUX EQU CYREG_PRT6_AMUX
fanPeltier1_Enable__BIE EQU CYREG_PRT6_BIE
fanPeltier1_Enable__BIT_MASK EQU CYREG_PRT6_BIT_MASK
fanPeltier1_Enable__BYP EQU CYREG_PRT6_BYP
fanPeltier1_Enable__CTL EQU CYREG_PRT6_CTL
fanPeltier1_Enable__DM0 EQU CYREG_PRT6_DM0
fanPeltier1_Enable__DM1 EQU CYREG_PRT6_DM1
fanPeltier1_Enable__DM2 EQU CYREG_PRT6_DM2
fanPeltier1_Enable__DR EQU CYREG_PRT6_DR
fanPeltier1_Enable__INP_DIS EQU CYREG_PRT6_INP_DIS
fanPeltier1_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
fanPeltier1_Enable__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
fanPeltier1_Enable__LCD_EN EQU CYREG_PRT6_LCD_EN
fanPeltier1_Enable__MASK EQU 0x01
fanPeltier1_Enable__PORT EQU 6
fanPeltier1_Enable__PRT EQU CYREG_PRT6_PRT
fanPeltier1_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
fanPeltier1_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
fanPeltier1_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
fanPeltier1_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
fanPeltier1_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
fanPeltier1_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
fanPeltier1_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
fanPeltier1_Enable__PS EQU CYREG_PRT6_PS
fanPeltier1_Enable__SHIFT EQU 0
fanPeltier1_Enable__SLW EQU CYREG_PRT6_SLW

; fanPeltier2
fanPeltier2__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
fanPeltier2__0__MASK EQU 0x40
fanPeltier2__0__PC EQU CYREG_PRT4_PC6
fanPeltier2__0__PORT EQU 4
fanPeltier2__0__SHIFT EQU 6
fanPeltier2__AG EQU CYREG_PRT4_AG
fanPeltier2__AMUX EQU CYREG_PRT4_AMUX
fanPeltier2__BIE EQU CYREG_PRT4_BIE
fanPeltier2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
fanPeltier2__BYP EQU CYREG_PRT4_BYP
fanPeltier2__CTL EQU CYREG_PRT4_CTL
fanPeltier2__DM0 EQU CYREG_PRT4_DM0
fanPeltier2__DM1 EQU CYREG_PRT4_DM1
fanPeltier2__DM2 EQU CYREG_PRT4_DM2
fanPeltier2__DR EQU CYREG_PRT4_DR
fanPeltier2__INP_DIS EQU CYREG_PRT4_INP_DIS
fanPeltier2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
fanPeltier2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
fanPeltier2__LCD_EN EQU CYREG_PRT4_LCD_EN
fanPeltier2__MASK EQU 0x40
fanPeltier2__PORT EQU 4
fanPeltier2__PRT EQU CYREG_PRT4_PRT
fanPeltier2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
fanPeltier2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
fanPeltier2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
fanPeltier2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
fanPeltier2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
fanPeltier2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
fanPeltier2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
fanPeltier2__PS EQU CYREG_PRT4_PS
fanPeltier2__SHIFT EQU 6
fanPeltier2__SLW EQU CYREG_PRT4_SLW

; fanPeltier2_Enable
fanPeltier2_Enable__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
fanPeltier2_Enable__0__MASK EQU 0x80
fanPeltier2_Enable__0__PC EQU CYREG_PRT4_PC7
fanPeltier2_Enable__0__PORT EQU 4
fanPeltier2_Enable__0__SHIFT EQU 7
fanPeltier2_Enable__AG EQU CYREG_PRT4_AG
fanPeltier2_Enable__AMUX EQU CYREG_PRT4_AMUX
fanPeltier2_Enable__BIE EQU CYREG_PRT4_BIE
fanPeltier2_Enable__BIT_MASK EQU CYREG_PRT4_BIT_MASK
fanPeltier2_Enable__BYP EQU CYREG_PRT4_BYP
fanPeltier2_Enable__CTL EQU CYREG_PRT4_CTL
fanPeltier2_Enable__DM0 EQU CYREG_PRT4_DM0
fanPeltier2_Enable__DM1 EQU CYREG_PRT4_DM1
fanPeltier2_Enable__DM2 EQU CYREG_PRT4_DM2
fanPeltier2_Enable__DR EQU CYREG_PRT4_DR
fanPeltier2_Enable__INP_DIS EQU CYREG_PRT4_INP_DIS
fanPeltier2_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
fanPeltier2_Enable__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
fanPeltier2_Enable__LCD_EN EQU CYREG_PRT4_LCD_EN
fanPeltier2_Enable__MASK EQU 0x80
fanPeltier2_Enable__PORT EQU 4
fanPeltier2_Enable__PRT EQU CYREG_PRT4_PRT
fanPeltier2_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
fanPeltier2_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
fanPeltier2_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
fanPeltier2_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
fanPeltier2_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
fanPeltier2_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
fanPeltier2_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
fanPeltier2_Enable__PS EQU CYREG_PRT4_PS
fanPeltier2_Enable__SHIFT EQU 7
fanPeltier2_Enable__SLW EQU CYREG_PRT4_SLW

; Stepper1_Dir
Stepper1_Dir__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Stepper1_Dir__0__MASK EQU 0x01
Stepper1_Dir__0__PC EQU CYREG_PRT0_PC0
Stepper1_Dir__0__PORT EQU 0
Stepper1_Dir__0__SHIFT EQU 0
Stepper1_Dir__AG EQU CYREG_PRT0_AG
Stepper1_Dir__AMUX EQU CYREG_PRT0_AMUX
Stepper1_Dir__BIE EQU CYREG_PRT0_BIE
Stepper1_Dir__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper1_Dir__BYP EQU CYREG_PRT0_BYP
Stepper1_Dir__CTL EQU CYREG_PRT0_CTL
Stepper1_Dir__DM0 EQU CYREG_PRT0_DM0
Stepper1_Dir__DM1 EQU CYREG_PRT0_DM1
Stepper1_Dir__DM2 EQU CYREG_PRT0_DM2
Stepper1_Dir__DR EQU CYREG_PRT0_DR
Stepper1_Dir__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper1_Dir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper1_Dir__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper1_Dir__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper1_Dir__MASK EQU 0x01
Stepper1_Dir__PORT EQU 0
Stepper1_Dir__PRT EQU CYREG_PRT0_PRT
Stepper1_Dir__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper1_Dir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper1_Dir__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper1_Dir__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper1_Dir__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper1_Dir__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper1_Dir__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper1_Dir__PS EQU CYREG_PRT0_PS
Stepper1_Dir__SHIFT EQU 0
Stepper1_Dir__SLW EQU CYREG_PRT0_SLW

; Stepper2_Dir
Stepper2_Dir__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Stepper2_Dir__0__MASK EQU 0x04
Stepper2_Dir__0__PC EQU CYREG_IO_PC_PRT15_PC2
Stepper2_Dir__0__PORT EQU 15
Stepper2_Dir__0__SHIFT EQU 2
Stepper2_Dir__AG EQU CYREG_PRT15_AG
Stepper2_Dir__AMUX EQU CYREG_PRT15_AMUX
Stepper2_Dir__BIE EQU CYREG_PRT15_BIE
Stepper2_Dir__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Stepper2_Dir__BYP EQU CYREG_PRT15_BYP
Stepper2_Dir__CTL EQU CYREG_PRT15_CTL
Stepper2_Dir__DM0 EQU CYREG_PRT15_DM0
Stepper2_Dir__DM1 EQU CYREG_PRT15_DM1
Stepper2_Dir__DM2 EQU CYREG_PRT15_DM2
Stepper2_Dir__DR EQU CYREG_PRT15_DR
Stepper2_Dir__INP_DIS EQU CYREG_PRT15_INP_DIS
Stepper2_Dir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Stepper2_Dir__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Stepper2_Dir__LCD_EN EQU CYREG_PRT15_LCD_EN
Stepper2_Dir__MASK EQU 0x04
Stepper2_Dir__PORT EQU 15
Stepper2_Dir__PRT EQU CYREG_PRT15_PRT
Stepper2_Dir__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Stepper2_Dir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Stepper2_Dir__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Stepper2_Dir__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Stepper2_Dir__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Stepper2_Dir__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Stepper2_Dir__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Stepper2_Dir__PS EQU CYREG_PRT15_PS
Stepper2_Dir__SHIFT EQU 2
Stepper2_Dir__SLW EQU CYREG_PRT15_SLW

; isr_Stepper1
isr_Stepper1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Stepper1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Stepper1__INTC_MASK EQU 0x08
isr_Stepper1__INTC_NUMBER EQU 3
isr_Stepper1__INTC_PRIOR_NUM EQU 7
isr_Stepper1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Stepper1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Stepper1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Stepper2
isr_Stepper2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Stepper2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Stepper2__INTC_MASK EQU 0x10
isr_Stepper2__INTC_NUMBER EQU 4
isr_Stepper2__INTC_PRIOR_NUM EQU 7
isr_Stepper2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Stepper2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Stepper2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; pwmStepper_1_PWMUDB
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwmStepper_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
pwmStepper_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwmStepper_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
pwmStepper_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwmStepper_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwmStepper_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwmStepper_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwmStepper_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwmStepper_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
pwmStepper_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; pwmStepper_2_PWMUDB
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
pwmStepper_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
pwmStepper_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwmStepper_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
pwmStepper_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwmStepper_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwmStepper_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwmStepper_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwmStepper_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
pwmStepper_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
pwmStepper_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; PELTIER1_Cool
PELTIER1_Cool__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
PELTIER1_Cool__0__MASK EQU 0x20
PELTIER1_Cool__0__PC EQU CYREG_PRT0_PC5
PELTIER1_Cool__0__PORT EQU 0
PELTIER1_Cool__0__SHIFT EQU 5
PELTIER1_Cool__AG EQU CYREG_PRT0_AG
PELTIER1_Cool__AMUX EQU CYREG_PRT0_AMUX
PELTIER1_Cool__BIE EQU CYREG_PRT0_BIE
PELTIER1_Cool__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PELTIER1_Cool__BYP EQU CYREG_PRT0_BYP
PELTIER1_Cool__CTL EQU CYREG_PRT0_CTL
PELTIER1_Cool__DM0 EQU CYREG_PRT0_DM0
PELTIER1_Cool__DM1 EQU CYREG_PRT0_DM1
PELTIER1_Cool__DM2 EQU CYREG_PRT0_DM2
PELTIER1_Cool__DR EQU CYREG_PRT0_DR
PELTIER1_Cool__INP_DIS EQU CYREG_PRT0_INP_DIS
PELTIER1_Cool__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PELTIER1_Cool__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PELTIER1_Cool__LCD_EN EQU CYREG_PRT0_LCD_EN
PELTIER1_Cool__MASK EQU 0x20
PELTIER1_Cool__PORT EQU 0
PELTIER1_Cool__PRT EQU CYREG_PRT0_PRT
PELTIER1_Cool__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PELTIER1_Cool__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PELTIER1_Cool__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PELTIER1_Cool__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PELTIER1_Cool__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PELTIER1_Cool__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PELTIER1_Cool__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PELTIER1_Cool__PS EQU CYREG_PRT0_PS
PELTIER1_Cool__SHIFT EQU 5
PELTIER1_Cool__SLW EQU CYREG_PRT0_SLW

; PELTIER1_Heat
PELTIER1_Heat__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
PELTIER1_Heat__0__MASK EQU 0x80
PELTIER1_Heat__0__PC EQU CYREG_PRT0_PC7
PELTIER1_Heat__0__PORT EQU 0
PELTIER1_Heat__0__SHIFT EQU 7
PELTIER1_Heat__AG EQU CYREG_PRT0_AG
PELTIER1_Heat__AMUX EQU CYREG_PRT0_AMUX
PELTIER1_Heat__BIE EQU CYREG_PRT0_BIE
PELTIER1_Heat__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PELTIER1_Heat__BYP EQU CYREG_PRT0_BYP
PELTIER1_Heat__CTL EQU CYREG_PRT0_CTL
PELTIER1_Heat__DM0 EQU CYREG_PRT0_DM0
PELTIER1_Heat__DM1 EQU CYREG_PRT0_DM1
PELTIER1_Heat__DM2 EQU CYREG_PRT0_DM2
PELTIER1_Heat__DR EQU CYREG_PRT0_DR
PELTIER1_Heat__INP_DIS EQU CYREG_PRT0_INP_DIS
PELTIER1_Heat__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PELTIER1_Heat__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PELTIER1_Heat__LCD_EN EQU CYREG_PRT0_LCD_EN
PELTIER1_Heat__MASK EQU 0x80
PELTIER1_Heat__PORT EQU 0
PELTIER1_Heat__PRT EQU CYREG_PRT0_PRT
PELTIER1_Heat__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PELTIER1_Heat__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PELTIER1_Heat__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PELTIER1_Heat__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PELTIER1_Heat__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PELTIER1_Heat__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PELTIER1_Heat__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PELTIER1_Heat__PS EQU CYREG_PRT0_PS
PELTIER1_Heat__SHIFT EQU 7
PELTIER1_Heat__SLW EQU CYREG_PRT0_SLW

; PELTIER2_Cool
PELTIER2_Cool__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
PELTIER2_Cool__0__MASK EQU 0x08
PELTIER2_Cool__0__PC EQU CYREG_PRT4_PC3
PELTIER2_Cool__0__PORT EQU 4
PELTIER2_Cool__0__SHIFT EQU 3
PELTIER2_Cool__AG EQU CYREG_PRT4_AG
PELTIER2_Cool__AMUX EQU CYREG_PRT4_AMUX
PELTIER2_Cool__BIE EQU CYREG_PRT4_BIE
PELTIER2_Cool__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PELTIER2_Cool__BYP EQU CYREG_PRT4_BYP
PELTIER2_Cool__CTL EQU CYREG_PRT4_CTL
PELTIER2_Cool__DM0 EQU CYREG_PRT4_DM0
PELTIER2_Cool__DM1 EQU CYREG_PRT4_DM1
PELTIER2_Cool__DM2 EQU CYREG_PRT4_DM2
PELTIER2_Cool__DR EQU CYREG_PRT4_DR
PELTIER2_Cool__INP_DIS EQU CYREG_PRT4_INP_DIS
PELTIER2_Cool__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PELTIER2_Cool__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PELTIER2_Cool__LCD_EN EQU CYREG_PRT4_LCD_EN
PELTIER2_Cool__MASK EQU 0x08
PELTIER2_Cool__PORT EQU 4
PELTIER2_Cool__PRT EQU CYREG_PRT4_PRT
PELTIER2_Cool__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PELTIER2_Cool__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PELTIER2_Cool__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PELTIER2_Cool__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PELTIER2_Cool__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PELTIER2_Cool__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PELTIER2_Cool__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PELTIER2_Cool__PS EQU CYREG_PRT4_PS
PELTIER2_Cool__SHIFT EQU 3
PELTIER2_Cool__SLW EQU CYREG_PRT4_SLW

; PELTIER2_Heat
PELTIER2_Heat__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
PELTIER2_Heat__0__MASK EQU 0x20
PELTIER2_Heat__0__PC EQU CYREG_PRT4_PC5
PELTIER2_Heat__0__PORT EQU 4
PELTIER2_Heat__0__SHIFT EQU 5
PELTIER2_Heat__AG EQU CYREG_PRT4_AG
PELTIER2_Heat__AMUX EQU CYREG_PRT4_AMUX
PELTIER2_Heat__BIE EQU CYREG_PRT4_BIE
PELTIER2_Heat__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PELTIER2_Heat__BYP EQU CYREG_PRT4_BYP
PELTIER2_Heat__CTL EQU CYREG_PRT4_CTL
PELTIER2_Heat__DM0 EQU CYREG_PRT4_DM0
PELTIER2_Heat__DM1 EQU CYREG_PRT4_DM1
PELTIER2_Heat__DM2 EQU CYREG_PRT4_DM2
PELTIER2_Heat__DR EQU CYREG_PRT4_DR
PELTIER2_Heat__INP_DIS EQU CYREG_PRT4_INP_DIS
PELTIER2_Heat__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PELTIER2_Heat__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PELTIER2_Heat__LCD_EN EQU CYREG_PRT4_LCD_EN
PELTIER2_Heat__MASK EQU 0x20
PELTIER2_Heat__PORT EQU 4
PELTIER2_Heat__PRT EQU CYREG_PRT4_PRT
PELTIER2_Heat__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PELTIER2_Heat__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PELTIER2_Heat__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PELTIER2_Heat__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PELTIER2_Heat__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PELTIER2_Heat__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PELTIER2_Heat__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PELTIER2_Heat__PS EQU CYREG_PRT4_PS
PELTIER2_Heat__SHIFT EQU 5
PELTIER2_Heat__SLW EQU CYREG_PRT4_SLW

; Peltier1_Ctrl
Peltier1_Ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
Peltier1_Ctrl_Sync_ctrl_reg__0__POS EQU 0
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Peltier1_Ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Peltier1_Ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Peltier1_Ctrl_Sync_ctrl_reg__MASK EQU 0x01
Peltier1_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_Ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Peltier2_Ctrl
Peltier2_Ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
Peltier2_Ctrl_Sync_ctrl_reg__0__POS EQU 0
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Peltier2_Ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Peltier2_Ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Peltier2_Ctrl_Sync_ctrl_reg__MASK EQU 0x01
Peltier2_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Peltier2_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Peltier2_Ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; timer_clock_1
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x01
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x02
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x02

; Peltier_Enable
Peltier_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
Peltier_Enable_Sync_ctrl_reg__0__POS EQU 0
Peltier_Enable_Sync_ctrl_reg__1__MASK EQU 0x02
Peltier_Enable_Sync_ctrl_reg__1__POS EQU 1
Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Peltier_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Peltier_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Peltier_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Peltier_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Peltier_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Peltier_Enable_Sync_ctrl_reg__MASK EQU 0x03
Peltier_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Peltier_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Peltier_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Stepper1_Enable
Stepper1_Enable__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Stepper1_Enable__0__MASK EQU 0x08
Stepper1_Enable__0__PC EQU CYREG_PRT0_PC3
Stepper1_Enable__0__PORT EQU 0
Stepper1_Enable__0__SHIFT EQU 3
Stepper1_Enable__AG EQU CYREG_PRT0_AG
Stepper1_Enable__AMUX EQU CYREG_PRT0_AMUX
Stepper1_Enable__BIE EQU CYREG_PRT0_BIE
Stepper1_Enable__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper1_Enable__BYP EQU CYREG_PRT0_BYP
Stepper1_Enable__CTL EQU CYREG_PRT0_CTL
Stepper1_Enable__DM0 EQU CYREG_PRT0_DM0
Stepper1_Enable__DM1 EQU CYREG_PRT0_DM1
Stepper1_Enable__DM2 EQU CYREG_PRT0_DM2
Stepper1_Enable__DR EQU CYREG_PRT0_DR
Stepper1_Enable__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper1_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper1_Enable__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper1_Enable__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper1_Enable__MASK EQU 0x08
Stepper1_Enable__PORT EQU 0
Stepper1_Enable__PRT EQU CYREG_PRT0_PRT
Stepper1_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper1_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper1_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper1_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper1_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper1_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper1_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper1_Enable__PS EQU CYREG_PRT0_PS
Stepper1_Enable__SHIFT EQU 3
Stepper1_Enable__SLW EQU CYREG_PRT0_SLW

; Stepper1_Output
Stepper1_Output__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Stepper1_Output__0__MASK EQU 0x04
Stepper1_Output__0__PC EQU CYREG_PRT0_PC2
Stepper1_Output__0__PORT EQU 0
Stepper1_Output__0__SHIFT EQU 2
Stepper1_Output__AG EQU CYREG_PRT0_AG
Stepper1_Output__AMUX EQU CYREG_PRT0_AMUX
Stepper1_Output__BIE EQU CYREG_PRT0_BIE
Stepper1_Output__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper1_Output__BYP EQU CYREG_PRT0_BYP
Stepper1_Output__CTL EQU CYREG_PRT0_CTL
Stepper1_Output__DM0 EQU CYREG_PRT0_DM0
Stepper1_Output__DM1 EQU CYREG_PRT0_DM1
Stepper1_Output__DM2 EQU CYREG_PRT0_DM2
Stepper1_Output__DR EQU CYREG_PRT0_DR
Stepper1_Output__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper1_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper1_Output__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper1_Output__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper1_Output__MASK EQU 0x04
Stepper1_Output__PORT EQU 0
Stepper1_Output__PRT EQU CYREG_PRT0_PRT
Stepper1_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper1_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper1_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper1_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper1_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper1_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper1_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper1_Output__PS EQU CYREG_PRT0_PS
Stepper1_Output__SHIFT EQU 2
Stepper1_Output__SLW EQU CYREG_PRT0_SLW

; Stepper2_Enable
Stepper2_Enable__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Stepper2_Enable__0__MASK EQU 0x08
Stepper2_Enable__0__PC EQU CYREG_PRT12_PC3
Stepper2_Enable__0__PORT EQU 12
Stepper2_Enable__0__SHIFT EQU 3
Stepper2_Enable__AG EQU CYREG_PRT12_AG
Stepper2_Enable__BIE EQU CYREG_PRT12_BIE
Stepper2_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper2_Enable__BYP EQU CYREG_PRT12_BYP
Stepper2_Enable__DM0 EQU CYREG_PRT12_DM0
Stepper2_Enable__DM1 EQU CYREG_PRT12_DM1
Stepper2_Enable__DM2 EQU CYREG_PRT12_DM2
Stepper2_Enable__DR EQU CYREG_PRT12_DR
Stepper2_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper2_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper2_Enable__MASK EQU 0x08
Stepper2_Enable__PORT EQU 12
Stepper2_Enable__PRT EQU CYREG_PRT12_PRT
Stepper2_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper2_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper2_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper2_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper2_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper2_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper2_Enable__PS EQU CYREG_PRT12_PS
Stepper2_Enable__SHIFT EQU 3
Stepper2_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper2_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper2_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper2_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper2_Enable__SLW EQU CYREG_PRT12_SLW

; Stepper2_Output
Stepper2_Output__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Stepper2_Output__0__MASK EQU 0x04
Stepper2_Output__0__PC EQU CYREG_PRT12_PC2
Stepper2_Output__0__PORT EQU 12
Stepper2_Output__0__SHIFT EQU 2
Stepper2_Output__AG EQU CYREG_PRT12_AG
Stepper2_Output__BIE EQU CYREG_PRT12_BIE
Stepper2_Output__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper2_Output__BYP EQU CYREG_PRT12_BYP
Stepper2_Output__DM0 EQU CYREG_PRT12_DM0
Stepper2_Output__DM1 EQU CYREG_PRT12_DM1
Stepper2_Output__DM2 EQU CYREG_PRT12_DM2
Stepper2_Output__DR EQU CYREG_PRT12_DR
Stepper2_Output__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper2_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper2_Output__MASK EQU 0x04
Stepper2_Output__PORT EQU 12
Stepper2_Output__PRT EQU CYREG_PRT12_PRT
Stepper2_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper2_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper2_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper2_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper2_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper2_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper2_Output__PS EQU CYREG_PRT12_PS
Stepper2_Output__SHIFT EQU 2
Stepper2_Output__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper2_Output__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper2_Output__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper2_Output__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper2_Output__SLW EQU CYREG_PRT12_SLW

; Peltier1_Enable_1
Peltier1_Enable_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Peltier1_Enable_1__0__MASK EQU 0x10
Peltier1_Enable_1__0__PC EQU CYREG_PRT0_PC4
Peltier1_Enable_1__0__PORT EQU 0
Peltier1_Enable_1__0__SHIFT EQU 4
Peltier1_Enable_1__AG EQU CYREG_PRT0_AG
Peltier1_Enable_1__AMUX EQU CYREG_PRT0_AMUX
Peltier1_Enable_1__BIE EQU CYREG_PRT0_BIE
Peltier1_Enable_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Peltier1_Enable_1__BYP EQU CYREG_PRT0_BYP
Peltier1_Enable_1__CTL EQU CYREG_PRT0_CTL
Peltier1_Enable_1__DM0 EQU CYREG_PRT0_DM0
Peltier1_Enable_1__DM1 EQU CYREG_PRT0_DM1
Peltier1_Enable_1__DM2 EQU CYREG_PRT0_DM2
Peltier1_Enable_1__DR EQU CYREG_PRT0_DR
Peltier1_Enable_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Peltier1_Enable_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Peltier1_Enable_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Peltier1_Enable_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Peltier1_Enable_1__MASK EQU 0x10
Peltier1_Enable_1__PORT EQU 0
Peltier1_Enable_1__PRT EQU CYREG_PRT0_PRT
Peltier1_Enable_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Peltier1_Enable_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Peltier1_Enable_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Peltier1_Enable_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Peltier1_Enable_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Peltier1_Enable_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Peltier1_Enable_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Peltier1_Enable_1__PS EQU CYREG_PRT0_PS
Peltier1_Enable_1__SHIFT EQU 4
Peltier1_Enable_1__SLW EQU CYREG_PRT0_SLW

; Peltier1_Enable_2
Peltier1_Enable_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Peltier1_Enable_2__0__MASK EQU 0x40
Peltier1_Enable_2__0__PC EQU CYREG_PRT0_PC6
Peltier1_Enable_2__0__PORT EQU 0
Peltier1_Enable_2__0__SHIFT EQU 6
Peltier1_Enable_2__AG EQU CYREG_PRT0_AG
Peltier1_Enable_2__AMUX EQU CYREG_PRT0_AMUX
Peltier1_Enable_2__BIE EQU CYREG_PRT0_BIE
Peltier1_Enable_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Peltier1_Enable_2__BYP EQU CYREG_PRT0_BYP
Peltier1_Enable_2__CTL EQU CYREG_PRT0_CTL
Peltier1_Enable_2__DM0 EQU CYREG_PRT0_DM0
Peltier1_Enable_2__DM1 EQU CYREG_PRT0_DM1
Peltier1_Enable_2__DM2 EQU CYREG_PRT0_DM2
Peltier1_Enable_2__DR EQU CYREG_PRT0_DR
Peltier1_Enable_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Peltier1_Enable_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Peltier1_Enable_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Peltier1_Enable_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Peltier1_Enable_2__MASK EQU 0x40
Peltier1_Enable_2__PORT EQU 0
Peltier1_Enable_2__PRT EQU CYREG_PRT0_PRT
Peltier1_Enable_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Peltier1_Enable_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Peltier1_Enable_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Peltier1_Enable_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Peltier1_Enable_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Peltier1_Enable_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Peltier1_Enable_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Peltier1_Enable_2__PS EQU CYREG_PRT0_PS
Peltier1_Enable_2__SHIFT EQU 6
Peltier1_Enable_2__SLW EQU CYREG_PRT0_SLW

; Peltier1_PWM_Ctrl_PWMUDB
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS EQU 0
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS EQU 2
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS EQU 3
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Peltier2_Enable_1
Peltier2_Enable_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Peltier2_Enable_1__0__MASK EQU 0x04
Peltier2_Enable_1__0__PC EQU CYREG_PRT4_PC2
Peltier2_Enable_1__0__PORT EQU 4
Peltier2_Enable_1__0__SHIFT EQU 2
Peltier2_Enable_1__AG EQU CYREG_PRT4_AG
Peltier2_Enable_1__AMUX EQU CYREG_PRT4_AMUX
Peltier2_Enable_1__BIE EQU CYREG_PRT4_BIE
Peltier2_Enable_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Peltier2_Enable_1__BYP EQU CYREG_PRT4_BYP
Peltier2_Enable_1__CTL EQU CYREG_PRT4_CTL
Peltier2_Enable_1__DM0 EQU CYREG_PRT4_DM0
Peltier2_Enable_1__DM1 EQU CYREG_PRT4_DM1
Peltier2_Enable_1__DM2 EQU CYREG_PRT4_DM2
Peltier2_Enable_1__DR EQU CYREG_PRT4_DR
Peltier2_Enable_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Peltier2_Enable_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Peltier2_Enable_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Peltier2_Enable_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Peltier2_Enable_1__MASK EQU 0x04
Peltier2_Enable_1__PORT EQU 4
Peltier2_Enable_1__PRT EQU CYREG_PRT4_PRT
Peltier2_Enable_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Peltier2_Enable_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Peltier2_Enable_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Peltier2_Enable_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Peltier2_Enable_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Peltier2_Enable_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Peltier2_Enable_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Peltier2_Enable_1__PS EQU CYREG_PRT4_PS
Peltier2_Enable_1__SHIFT EQU 2
Peltier2_Enable_1__SLW EQU CYREG_PRT4_SLW

; Peltier2_Enable_2
Peltier2_Enable_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Peltier2_Enable_2__0__MASK EQU 0x10
Peltier2_Enable_2__0__PC EQU CYREG_PRT4_PC4
Peltier2_Enable_2__0__PORT EQU 4
Peltier2_Enable_2__0__SHIFT EQU 4
Peltier2_Enable_2__AG EQU CYREG_PRT4_AG
Peltier2_Enable_2__AMUX EQU CYREG_PRT4_AMUX
Peltier2_Enable_2__BIE EQU CYREG_PRT4_BIE
Peltier2_Enable_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Peltier2_Enable_2__BYP EQU CYREG_PRT4_BYP
Peltier2_Enable_2__CTL EQU CYREG_PRT4_CTL
Peltier2_Enable_2__DM0 EQU CYREG_PRT4_DM0
Peltier2_Enable_2__DM1 EQU CYREG_PRT4_DM1
Peltier2_Enable_2__DM2 EQU CYREG_PRT4_DM2
Peltier2_Enable_2__DR EQU CYREG_PRT4_DR
Peltier2_Enable_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Peltier2_Enable_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Peltier2_Enable_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Peltier2_Enable_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Peltier2_Enable_2__MASK EQU 0x10
Peltier2_Enable_2__PORT EQU 4
Peltier2_Enable_2__PRT EQU CYREG_PRT4_PRT
Peltier2_Enable_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Peltier2_Enable_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Peltier2_Enable_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Peltier2_Enable_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Peltier2_Enable_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Peltier2_Enable_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Peltier2_Enable_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Peltier2_Enable_2__PS EQU CYREG_PRT4_PS
Peltier2_Enable_2__SHIFT EQU 4
Peltier2_Enable_2__SLW EQU CYREG_PRT4_SLW

; Peltier2_PWM_Ctrl_PWMUDB
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS EQU 0
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS EQU 2
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS EQU 3
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Stepper1_Step_SizeA1
Stepper1_Step_SizeA1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Stepper1_Step_SizeA1__0__MASK EQU 0x02
Stepper1_Step_SizeA1__0__PC EQU CYREG_PRT4_PC1
Stepper1_Step_SizeA1__0__PORT EQU 4
Stepper1_Step_SizeA1__0__SHIFT EQU 1
Stepper1_Step_SizeA1__AG EQU CYREG_PRT4_AG
Stepper1_Step_SizeA1__AMUX EQU CYREG_PRT4_AMUX
Stepper1_Step_SizeA1__BIE EQU CYREG_PRT4_BIE
Stepper1_Step_SizeA1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Stepper1_Step_SizeA1__BYP EQU CYREG_PRT4_BYP
Stepper1_Step_SizeA1__CTL EQU CYREG_PRT4_CTL
Stepper1_Step_SizeA1__DM0 EQU CYREG_PRT4_DM0
Stepper1_Step_SizeA1__DM1 EQU CYREG_PRT4_DM1
Stepper1_Step_SizeA1__DM2 EQU CYREG_PRT4_DM2
Stepper1_Step_SizeA1__DR EQU CYREG_PRT4_DR
Stepper1_Step_SizeA1__INP_DIS EQU CYREG_PRT4_INP_DIS
Stepper1_Step_SizeA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Stepper1_Step_SizeA1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Stepper1_Step_SizeA1__LCD_EN EQU CYREG_PRT4_LCD_EN
Stepper1_Step_SizeA1__MASK EQU 0x02
Stepper1_Step_SizeA1__PORT EQU 4
Stepper1_Step_SizeA1__PRT EQU CYREG_PRT4_PRT
Stepper1_Step_SizeA1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Stepper1_Step_SizeA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Stepper1_Step_SizeA1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Stepper1_Step_SizeA1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Stepper1_Step_SizeA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Stepper1_Step_SizeA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Stepper1_Step_SizeA1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Stepper1_Step_SizeA1__PS EQU CYREG_PRT4_PS
Stepper1_Step_SizeA1__SHIFT EQU 1
Stepper1_Step_SizeA1__SLW EQU CYREG_PRT4_SLW

; Stepper1_Step_SizeB1
Stepper1_Step_SizeB1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Stepper1_Step_SizeB1__0__MASK EQU 0x01
Stepper1_Step_SizeB1__0__PC EQU CYREG_PRT4_PC0
Stepper1_Step_SizeB1__0__PORT EQU 4
Stepper1_Step_SizeB1__0__SHIFT EQU 0
Stepper1_Step_SizeB1__AG EQU CYREG_PRT4_AG
Stepper1_Step_SizeB1__AMUX EQU CYREG_PRT4_AMUX
Stepper1_Step_SizeB1__BIE EQU CYREG_PRT4_BIE
Stepper1_Step_SizeB1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Stepper1_Step_SizeB1__BYP EQU CYREG_PRT4_BYP
Stepper1_Step_SizeB1__CTL EQU CYREG_PRT4_CTL
Stepper1_Step_SizeB1__DM0 EQU CYREG_PRT4_DM0
Stepper1_Step_SizeB1__DM1 EQU CYREG_PRT4_DM1
Stepper1_Step_SizeB1__DM2 EQU CYREG_PRT4_DM2
Stepper1_Step_SizeB1__DR EQU CYREG_PRT4_DR
Stepper1_Step_SizeB1__INP_DIS EQU CYREG_PRT4_INP_DIS
Stepper1_Step_SizeB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Stepper1_Step_SizeB1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Stepper1_Step_SizeB1__LCD_EN EQU CYREG_PRT4_LCD_EN
Stepper1_Step_SizeB1__MASK EQU 0x01
Stepper1_Step_SizeB1__PORT EQU 4
Stepper1_Step_SizeB1__PRT EQU CYREG_PRT4_PRT
Stepper1_Step_SizeB1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Stepper1_Step_SizeB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Stepper1_Step_SizeB1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Stepper1_Step_SizeB1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Stepper1_Step_SizeB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Stepper1_Step_SizeB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Stepper1_Step_SizeB1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Stepper1_Step_SizeB1__PS EQU CYREG_PRT4_PS
Stepper1_Step_SizeB1__SHIFT EQU 0
Stepper1_Step_SizeB1__SLW EQU CYREG_PRT4_SLW

; Stepper2_Step_SizeA2
Stepper2_Step_SizeA2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Stepper2_Step_SizeA2__0__MASK EQU 0x02
Stepper2_Step_SizeA2__0__PC EQU CYREG_PRT12_PC1
Stepper2_Step_SizeA2__0__PORT EQU 12
Stepper2_Step_SizeA2__0__SHIFT EQU 1
Stepper2_Step_SizeA2__AG EQU CYREG_PRT12_AG
Stepper2_Step_SizeA2__BIE EQU CYREG_PRT12_BIE
Stepper2_Step_SizeA2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper2_Step_SizeA2__BYP EQU CYREG_PRT12_BYP
Stepper2_Step_SizeA2__DM0 EQU CYREG_PRT12_DM0
Stepper2_Step_SizeA2__DM1 EQU CYREG_PRT12_DM1
Stepper2_Step_SizeA2__DM2 EQU CYREG_PRT12_DM2
Stepper2_Step_SizeA2__DR EQU CYREG_PRT12_DR
Stepper2_Step_SizeA2__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper2_Step_SizeA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper2_Step_SizeA2__MASK EQU 0x02
Stepper2_Step_SizeA2__PORT EQU 12
Stepper2_Step_SizeA2__PRT EQU CYREG_PRT12_PRT
Stepper2_Step_SizeA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper2_Step_SizeA2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper2_Step_SizeA2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper2_Step_SizeA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper2_Step_SizeA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper2_Step_SizeA2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper2_Step_SizeA2__PS EQU CYREG_PRT12_PS
Stepper2_Step_SizeA2__SHIFT EQU 1
Stepper2_Step_SizeA2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper2_Step_SizeA2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper2_Step_SizeA2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper2_Step_SizeA2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper2_Step_SizeA2__SLW EQU CYREG_PRT12_SLW

; Stepper2_Step_SizeB2
Stepper2_Step_SizeB2__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Stepper2_Step_SizeB2__0__MASK EQU 0x01
Stepper2_Step_SizeB2__0__PC EQU CYREG_PRT12_PC0
Stepper2_Step_SizeB2__0__PORT EQU 12
Stepper2_Step_SizeB2__0__SHIFT EQU 0
Stepper2_Step_SizeB2__AG EQU CYREG_PRT12_AG
Stepper2_Step_SizeB2__BIE EQU CYREG_PRT12_BIE
Stepper2_Step_SizeB2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Stepper2_Step_SizeB2__BYP EQU CYREG_PRT12_BYP
Stepper2_Step_SizeB2__DM0 EQU CYREG_PRT12_DM0
Stepper2_Step_SizeB2__DM1 EQU CYREG_PRT12_DM1
Stepper2_Step_SizeB2__DM2 EQU CYREG_PRT12_DM2
Stepper2_Step_SizeB2__DR EQU CYREG_PRT12_DR
Stepper2_Step_SizeB2__INP_DIS EQU CYREG_PRT12_INP_DIS
Stepper2_Step_SizeB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Stepper2_Step_SizeB2__MASK EQU 0x01
Stepper2_Step_SizeB2__PORT EQU 12
Stepper2_Step_SizeB2__PRT EQU CYREG_PRT12_PRT
Stepper2_Step_SizeB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Stepper2_Step_SizeB2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Stepper2_Step_SizeB2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Stepper2_Step_SizeB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Stepper2_Step_SizeB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Stepper2_Step_SizeB2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Stepper2_Step_SizeB2__PS EQU CYREG_PRT12_PS
Stepper2_Step_SizeB2__SHIFT EQU 0
Stepper2_Step_SizeB2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Stepper2_Step_SizeB2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Stepper2_Step_SizeB2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Stepper2_Step_SizeB2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Stepper2_Step_SizeB2__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000038
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
