set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Lab07.vho Lab07_vhd.sdo}}
	{{"Fast Model"} {Lab07_fast.vho Lab07_vhd_fast.sdo}}
}
