<annotationInfo>
<annotationInfo>
<item  id="10" filename="conv/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_2484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="11" filename="conv/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_2490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="13" filename="conv/conv_1.cpp" linenumber="26" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_2496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="18" filename="conv/conv_1.cpp" linenumber="26" name="tmp_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_65_fu_2502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="19" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_2510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="conv/conv_1.cpp" linenumber="26" name="tmp_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_66_fu_2514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_2522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_2526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv/conv_1.cpp" linenumber="26" name="tmp_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_67_fu_2532_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_2540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="conv/conv_1.cpp" linenumber="26" name="tmp_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_68_fu_2544_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_2552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_2556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_2562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv/conv_1.cpp" linenumber="26" name="tmp_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_69_fu_2568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_2576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv/conv_1.cpp" linenumber="26" name="tmp_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_70_fu_2580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_2588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_2592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_2598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv/conv_1.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_2604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_2638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_2610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_2614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_2619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_2642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_2646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_2677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_2707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_2651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv/conv_1.cpp" linenumber="35" name="tmp_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_71_fu_2719_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_2726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_31_fu_2731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv/conv_1.cpp" linenumber="35" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_2737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_2745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_2852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_1_fu_2857_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_2_fu_2865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_32_fu_2870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_2_fu_2875_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_2883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_33_fu_2990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_3_fu_2995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_3003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_34_fu_3008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_4_fu_3013_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_3021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_35_fu_3128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_5_fu_3133_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_6_fu_3141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_36_fu_3146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_6_fu_3151_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_7_fu_3159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_37_fu_3266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_7_fu_3271_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_8_fu_3279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_38_fu_3284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_8_fu_3289_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_9_fu_3297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_39_fu_3404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_9_fu_3409_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_10_fu_3417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_40_fu_3422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_s_fu_3427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_11_fu_3435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_41_fu_3542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_10_fu_3547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_3555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_42_fu_3560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_11_fu_3565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_3573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_43_fu_3680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_12_fu_3685_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_3693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_44_fu_3698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_13_fu_3703_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_3711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_45_fu_3818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_14_fu_3823_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_3831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_46_fu_3836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_15_fu_3841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_3849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_47_fu_3956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_16_fu_3961_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_3969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_48_fu_3974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_17_fu_3979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_3987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_49_fu_4094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_18_fu_4099_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_20_fu_4107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_50_fu_4112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_19_fu_4117_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_21_fu_4125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_51_fu_4232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_20_fu_4237_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_22_fu_4245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_52_fu_4250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_21_fu_4255_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_23_fu_4263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_53_fu_4370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_22_fu_4375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_24_fu_4383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_54_fu_4388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_23_fu_4393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_25_fu_4401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_55_fu_4508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_24_fu_4513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_26_fu_4521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_56_fu_4526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_25_fu_4531_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_27_fu_4539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_57_fu_4646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_26_fu_4651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_28_fu_4659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_58_fu_4664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_27_fu_4669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_29_fu_4677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_59_fu_4784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_28_fu_4789_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_30_fu_4797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_60_fu_4802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="conv/conv_1.cpp" linenumber="35" name="or_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_29_fu_4807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="conv/conv_1.cpp" linenumber="35" name="zext_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_31_fu_4815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv/conv_1.cpp" linenumber="26" name="tmp_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_2624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_2628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_2633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_2681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_2685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_2690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_2711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_2657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="conv/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_2663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_2667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_2672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_2694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_2698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_2703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="conv/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_2715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="213" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_2750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="conv/conv_1.cpp" linenumber="34" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_2754_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_2764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="236" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_2768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_2774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_2780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="239" filename="conv/conv_1.cpp" linenumber="34" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="240" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_2786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_2792_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="244" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="249" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="254" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="260" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="261" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_1_fu_2801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="263" filename="conv/conv_1.cpp" linenumber="34" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_4_fu_2805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="264" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_1_fu_2815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_2819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_3_fu_2825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_1_fu_2831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv/conv_1.cpp" linenumber="34" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_2837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_2843_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="277" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="278" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="284" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="286" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_2_fu_2888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="conv/conv_1.cpp" linenumber="34" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_2892_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_2_fu_2902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_4_fu_2906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_5_fu_2912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_2_fu_2918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="conv/conv_1.cpp" linenumber="34" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_2_fu_2924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_2930_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="310" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="311" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="314" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="319" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_3_fu_2939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="conv/conv_1.cpp" linenumber="34" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_2943_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_3_fu_2953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="323" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_6_fu_2957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_7_fu_2963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_3_fu_2969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="conv/conv_1.cpp" linenumber="34" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_3_fu_2975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_2981_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="343" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_4_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_4_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_4_fu_3026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="conv/conv_1.cpp" linenumber="34" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_s_fu_3030_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_4_fu_3040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_8_fu_3044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_9_fu_3050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_4_fu_3056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="conv/conv_1.cpp" linenumber="34" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_4_fu_3062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_4_fu_3068_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="369" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="373" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_5_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_5_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_5_fu_3077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv/conv_1.cpp" linenumber="34" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_3081_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_5_fu_3091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_10_fu_3095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_11_fu_3101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_5_fu_3107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="conv/conv_1.cpp" linenumber="34" name="tmp_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_5_fu_3113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_5_fu_3119_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="396" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="399" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="401" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_6_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_6_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_6_fu_3164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="conv/conv_1.cpp" linenumber="34" name="tmp_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_13_fu_3168_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_6_fu_3178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_12_fu_3182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_13_fu_3188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_6_fu_3194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="conv/conv_1.cpp" linenumber="34" name="tmp_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="414" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_6_fu_3200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="415" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_6_fu_3206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_7_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="434" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_7_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="435" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="436" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_7_fu_3215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="conv/conv_1.cpp" linenumber="34" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_15_fu_3219_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_7_fu_3229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="439" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_14_fu_3233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_15_fu_3239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_7_fu_3245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="conv/conv_1.cpp" linenumber="34" name="tmp_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_7_fu_3251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_7_fu_3257_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="448" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="449" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="453" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="458" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_8_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_8_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_8_fu_3302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="conv/conv_1.cpp" linenumber="34" name="tmp_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_17_fu_3306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_8_fu_3316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_16_fu_3320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="469" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_17_fu_3326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_8_fu_3332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="conv/conv_1.cpp" linenumber="34" name="tmp_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_8_fu_3338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_8_fu_3344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="481" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_9_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_9_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_9_fu_3353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="conv/conv_1.cpp" linenumber="34" name="tmp_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_19_fu_3357_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_9_fu_3367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="497" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_18_fu_3371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_19_fu_3377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_9_fu_3383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="conv/conv_1.cpp" linenumber="34" name="tmp_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="501" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_9_fu_3389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_9_fu_3395_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="509" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="520" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="521" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_10_fu_3440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="conv/conv_1.cpp" linenumber="34" name="tmp_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_21_fu_3444_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_10_fu_3454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_20_fu_3458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_21_fu_3464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_10_fu_3470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="529" filename="conv/conv_1.cpp" linenumber="34" name="tmp_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_10_fu_3476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_10_fu_3482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="541" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="542" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="543" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="544" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_11_fu_3491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="conv/conv_1.cpp" linenumber="34" name="tmp_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_23_fu_3495_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_11_fu_3505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_22_fu_3509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_23_fu_3515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_11_fu_3521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="conv/conv_1.cpp" linenumber="34" name="tmp_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="559" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_11_fu_3527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="560" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_11_fu_3533_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="569" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="570" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_12_fu_3578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="conv/conv_1.cpp" linenumber="34" name="tmp_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_25_fu_3582_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_12_fu_3592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_24_fu_3596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_25_fu_3602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_12_fu_3608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="conv/conv_1.cpp" linenumber="34" name="tmp_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_12_fu_3614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_12_fu_3620_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="599" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="601" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_13_fu_3629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv/conv_1.cpp" linenumber="34" name="tmp_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_27_fu_3633_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_13_fu_3643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_26_fu_3647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_27_fu_3653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_13_fu_3659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="616" filename="conv/conv_1.cpp" linenumber="34" name="tmp_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_13_fu_3665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_13_fu_3671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="620" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="621" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="624" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="625" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="626" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="629" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="633" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="634" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U21" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_14_fu_3716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="conv/conv_1.cpp" linenumber="34" name="tmp_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_29_fu_3720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_14_fu_3730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_28_fu_3734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_29_fu_3740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="644" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_14_fu_3746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="645" filename="conv/conv_1.cpp" linenumber="34" name="tmp_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="646" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_14_fu_3752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_14_fu_3758_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="649" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="653" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="654" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="665" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U22" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="666" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_15_fu_3767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="669" filename="conv/conv_1.cpp" linenumber="34" name="tmp_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_31_fu_3771_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_15_fu_3781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_30_fu_3785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_31_fu_3791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_15_fu_3797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="conv/conv_1.cpp" linenumber="34" name="tmp_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_15_fu_3803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_15_fu_3809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="685" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="693" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="694" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U23" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_16_fu_3854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="conv/conv_1.cpp" linenumber="34" name="tmp_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_33_fu_3858_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_16_fu_3868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_32_fu_3872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_33_fu_3878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_16_fu_3884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="conv/conv_1.cpp" linenumber="34" name="tmp_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_16_fu_3890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_16_fu_3896_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="709" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="721" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U24" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="724" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="725" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="726" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_17_fu_3905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="conv/conv_1.cpp" linenumber="34" name="tmp_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_35_fu_3909_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_17_fu_3919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="729" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_34_fu_3923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_35_fu_3929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="731" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_17_fu_3935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="conv/conv_1.cpp" linenumber="34" name="tmp_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="733" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_17_fu_3941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_17_fu_3947_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="746" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="749" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U25" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_18_fu_3992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="756" filename="conv/conv_1.cpp" linenumber="34" name="tmp_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_37_fu_3996_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="757" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_18_fu_4006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="758" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_36_fu_4010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_37_fu_4016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_18_fu_4022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="conv/conv_1.cpp" linenumber="34" name="tmp_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_18_fu_4028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_18_fu_4034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="769" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="771" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="777" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="781" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U26" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_19_fu_4043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="conv/conv_1.cpp" linenumber="34" name="tmp_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_39_fu_4047_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_19_fu_4057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_38_fu_4061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_39_fu_4067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_19_fu_4073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="conv/conv_1.cpp" linenumber="34" name="tmp_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="791" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_19_fu_4079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_19_fu_4085_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="809" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_20_fu_4130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="conv/conv_1.cpp" linenumber="34" name="tmp_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_41_fu_4134_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_20_fu_4144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_40_fu_4148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_41_fu_4154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_20_fu_4160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="conv/conv_1.cpp" linenumber="34" name="tmp_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_20_fu_4166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_20_fu_4172_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="833" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="835" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="836" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="837" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U28" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_21_fu_4181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="conv/conv_1.cpp" linenumber="34" name="tmp_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_43_fu_4185_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_21_fu_4195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_42_fu_4199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_43_fu_4205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_21_fu_4211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="conv/conv_1.cpp" linenumber="34" name="tmp_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_21_fu_4217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_21_fu_4223_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="861" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="864" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="865" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_22_fu_4268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="conv/conv_1.cpp" linenumber="34" name="tmp_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_45_fu_4272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_22_fu_4282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_44_fu_4286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_45_fu_4292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_22_fu_4298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="877" filename="conv/conv_1.cpp" linenumber="34" name="tmp_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_22_fu_4304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_22_fu_4310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="881" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="882" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="884" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="885" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="886" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U30" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_23_fu_4319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="901" filename="conv/conv_1.cpp" linenumber="34" name="tmp_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_47_fu_4323_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_23_fu_4333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_46_fu_4337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_47_fu_4343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="905" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_23_fu_4349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="conv/conv_1.cpp" linenumber="34" name="tmp_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_23_fu_4355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_23_fu_4361_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="910" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="911" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="912" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U31" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_24_fu_4406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="conv/conv_1.cpp" linenumber="34" name="tmp_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_49_fu_4410_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="931" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_24_fu_4420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_48_fu_4424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="933" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_49_fu_4430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="934" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_24_fu_4436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="conv/conv_1.cpp" linenumber="34" name="tmp_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_24_fu_4442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_24_fu_4448_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="941" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="942" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="943" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="944" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="949" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U32" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_25_fu_4457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv/conv_1.cpp" linenumber="34" name="tmp_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_51_fu_4461_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_25_fu_4471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_50_fu_4475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_51_fu_4481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_25_fu_4487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="964" filename="conv/conv_1.cpp" linenumber="34" name="tmp_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_25_fu_4493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_25_fu_4499_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="969" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="971" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="973" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U33" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U15" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_26_fu_4544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="988" filename="conv/conv_1.cpp" linenumber="34" name="tmp_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_53_fu_4548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="989" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_26_fu_4558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_52_fu_4562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="991" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_53_fu_4568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_26_fu_4574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="993" filename="conv/conv_1.cpp" linenumber="34" name="tmp_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="994" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_26_fu_4580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_26_fu_4586_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1014" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U16" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1016" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_27_fu_4595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1017" filename="conv/conv_1.cpp" linenumber="34" name="tmp_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_55_fu_4599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_27_fu_4609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1019" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_54_fu_4613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_55_fu_4619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1021" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_27_fu_4625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="conv/conv_1.cpp" linenumber="34" name="tmp_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_27_fu_4631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_27_fu_4637_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1036" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1039" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1041" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U11" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U35" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_28_fu_4682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="conv/conv_1.cpp" linenumber="34" name="tmp_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_57_fu_4686_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_28_fu_4696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_56_fu_4700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1049" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_57_fu_4706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_28_fu_4712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv/conv_1.cpp" linenumber="34" name="tmp_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_28_fu_4718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_28_fu_4724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1055" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1059" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1061" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1068" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1069" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U12" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1071" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U36" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_29_fu_4733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="conv/conv_1.cpp" linenumber="34" name="tmp_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_59_fu_4737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1076" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_29_fu_4747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1077" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_58_fu_4751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1078" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_59_fu_4757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1079" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_29_fu_4763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1080" filename="conv/conv_1.cpp" linenumber="34" name="tmp_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1081" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_29_fu_4769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_29_fu_4775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1089" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1091" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1093" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1094" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1095" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1098" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U13" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U37" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1101" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1102" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U19" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1103" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_30_fu_4820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="conv/conv_1.cpp" linenumber="34" name="tmp_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_61_fu_4824_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_30_fu_4834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_60_fu_4838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_61_fu_4844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_30_fu_4850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv/conv_1.cpp" linenumber="34" name="tmp_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_30_fu_4856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_30_fu_4862_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1118" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1119" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1120" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1121" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1122" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1127" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1128" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U14" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="conv/conv_1.cpp" linenumber="26" name="tmp_1_31_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_cud_U38" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="conv/conv_1.cpp" linenumber="26" name="w_sum_3_31_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="conv/conv_1.cpp" linenumber="31" name="w_sum_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_bkb_U20" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="conv/conv_1.cpp" linenumber="34" name="bitcast_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_31_fu_4871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="conv/conv_1.cpp" linenumber="34" name="tmp_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_63_fu_4875_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1134" filename="conv/conv_1.cpp" linenumber="34" name="trunc_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_31_fu_4885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1135" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_62_fu_4889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1136" filename="conv/conv_1.cpp" linenumber="34" name="icmp_ln34_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_63_fu_4895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="conv/conv_1.cpp" linenumber="34" name="or_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_31_fu_4901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="conv/conv_1.cpp" linenumber="34" name="tmp_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_dEe_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1139" filename="conv/conv_1.cpp" linenumber="34" name="and_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_31_fu_4907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1140" filename="conv/conv_1.cpp" linenumber="34" name="select_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_31_fu_4913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
