// Seed: 2192241103
module module_0 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    input wire id_13,
    input supply1 id_14,
    input supply0 id_15,
    output tri1 id_16,
    input uwire id_17,
    output wor id_18,
    input wor id_19,
    output wor id_20,
    input wire id_21,
    input tri id_22,
    input wor id_23,
    output wor id_24
    , id_28,
    output tri1 id_25,
    input tri1 id_26
);
  wire id_29;
  assign module_1.id_28 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri id_7,
    output wor id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    output supply0 id_12
    , id_31,
    output uwire id_13,
    input wand id_14,
    input supply0 id_15,
    input supply0 id_16,
    output wire id_17,
    output tri1 id_18,
    output uwire id_19,
    output tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    output tri0 id_23,
    output supply1 id_24,
    input tri0 id_25,
    input tri0 id_26,
    input wand id_27,
    output wand id_28,
    output tri0 id_29
);
  always @(1 | !id_26 || id_3 or posedge id_2) begin : LABEL_0
    id_5 = id_1;
  end
  module_0 modCall_1 (
      id_8,
      id_1,
      id_10,
      id_15,
      id_10,
      id_0,
      id_25,
      id_21,
      id_4,
      id_22,
      id_8,
      id_21,
      id_4,
      id_27,
      id_16,
      id_26,
      id_23,
      id_10,
      id_29,
      id_26,
      id_11,
      id_14,
      id_14,
      id_14,
      id_12,
      id_0,
      id_3
  );
endmodule
