|vga_top
clk => clk.IN2
rst_n => rst_n.IN2
VGA_CLK << vga_drive:vga_drive.VGA_CLK
VGA_BLANK_N << vga_drive:vga_drive.VGA_BLANK_N
VGA_SYNC_N << vga_drive:vga_drive.VGA_SYNC_N
VGA_R[0] << vga_drive:vga_drive.VGA_R
VGA_R[1] << vga_drive:vga_drive.VGA_R
VGA_R[2] << vga_drive:vga_drive.VGA_R
VGA_R[3] << vga_drive:vga_drive.VGA_R
VGA_R[4] << vga_drive:vga_drive.VGA_R
VGA_R[5] << vga_drive:vga_drive.VGA_R
VGA_R[6] << vga_drive:vga_drive.VGA_R
VGA_R[7] << vga_drive:vga_drive.VGA_R
VGA_B[0] << vga_drive:vga_drive.VGA_B
VGA_B[1] << vga_drive:vga_drive.VGA_B
VGA_B[2] << vga_drive:vga_drive.VGA_B
VGA_B[3] << vga_drive:vga_drive.VGA_B
VGA_B[4] << vga_drive:vga_drive.VGA_B
VGA_B[5] << vga_drive:vga_drive.VGA_B
VGA_B[6] << vga_drive:vga_drive.VGA_B
VGA_B[7] << vga_drive:vga_drive.VGA_B
VGA_G[0] << vga_drive:vga_drive.VGA_G
VGA_G[1] << vga_drive:vga_drive.VGA_G
VGA_G[2] << vga_drive:vga_drive.VGA_G
VGA_G[3] << vga_drive:vga_drive.VGA_G
VGA_G[4] << vga_drive:vga_drive.VGA_G
VGA_G[5] << vga_drive:vga_drive.VGA_G
VGA_G[6] << vga_drive:vga_drive.VGA_G
VGA_G[7] << vga_drive:vga_drive.VGA_G
VGA_HS << vga_drive:vga_drive.VGA_HS
VGA_VS << vga_drive:vga_drive.VGA_VS


|vga_top|vga_control:vga_control
clk => clk.IN6
rst_n => add6[0].OUTPUTSELECT
rst_n => add6[1].OUTPUTSELECT
rst_n => add6[2].OUTPUTSELECT
rst_n => add6[3].OUTPUTSELECT
rst_n => add6[4].OUTPUTSELECT
rst_n => add6[5].OUTPUTSELECT
rst_n => add6[6].OUTPUTSELECT
rst_n => add6[7].OUTPUTSELECT
rst_n => add6[8].OUTPUTSELECT
rst_n => add6[9].OUTPUTSELECT
rst_n => add5[0].ACLR
rst_n => add5[1].ACLR
rst_n => add5[2].ACLR
rst_n => add5[3].ACLR
rst_n => add5[4].ACLR
rst_n => add5[5].ACLR
rst_n => add5[6].ACLR
rst_n => add5[7].ACLR
rst_n => add5[8].ACLR
rst_n => add5[9].ACLR
rst_n => add4[0].ACLR
rst_n => add4[1].ACLR
rst_n => add4[2].ACLR
rst_n => add4[3].ACLR
rst_n => add4[4].ACLR
rst_n => add4[5].ACLR
rst_n => add4[6].ACLR
rst_n => add4[7].ACLR
rst_n => add4[8].ACLR
rst_n => add4[9].ACLR
rst_n => add3[0].ACLR
rst_n => add3[1].ACLR
rst_n => add3[2].ACLR
rst_n => add3[3].ACLR
rst_n => add3[4].ACLR
rst_n => add3[5].ACLR
rst_n => add3[6].ACLR
rst_n => add3[7].ACLR
rst_n => add3[8].ACLR
rst_n => add3[9].ACLR
rst_n => add2[0].ACLR
rst_n => add2[1].ACLR
rst_n => add2[2].ACLR
rst_n => add2[3].ACLR
rst_n => add2[4].ACLR
rst_n => add2[5].ACLR
rst_n => add2[6].ACLR
rst_n => add2[7].ACLR
rst_n => add2[8].ACLR
rst_n => add2[9].ACLR
rst_n => add[0].ACLR
rst_n => add[1].ACLR
rst_n => add[2].ACLR
rst_n => add[3].ACLR
rst_n => add[4].ACLR
rst_n => add[5].ACLR
rst_n => add[6].ACLR
rst_n => add[7].ACLR
rst_n => add[8].ACLR
rst_n => add[9].ACLR
rst_n => b[0].ACLR
rst_n => b[1].ACLR
rst_n => b[2].ACLR
rst_n => b[3].ACLR
rst_n => b[4].ACLR
rst_n => b[5].ACLR
rst_n => b[6].ACLR
rst_n => b[7].ACLR
rst_n => g[0].ACLR
rst_n => g[1].ACLR
rst_n => g[2].ACLR
rst_n => g[3].ACLR
rst_n => g[4].ACLR
rst_n => g[5].ACLR
rst_n => g[6].ACLR
rst_n => g[7].ACLR
rst_n => r[0].ACLR
rst_n => r[1].ACLR
rst_n => r[2].ACLR
rst_n => r[3].ACLR
rst_n => r[4].ACLR
rst_n => r[5].ACLR
rst_n => r[6].ACLR
rst_n => r[7].ACLR
born_pinlv[0] => Div0.IN51
born_pinlv[0] => Div1.IN48
born_pinlv[0] => Div2.IN45
born_pinlv[0] => Div3.IN41
born_pinlv[0] => Div4.IN38
born_pinlv[0] => Div5.IN35
born_pinlv[0] => Mod9.IN35
born_pinlv[1] => Div0.IN50
born_pinlv[1] => Div1.IN47
born_pinlv[1] => Div2.IN44
born_pinlv[1] => Div3.IN40
born_pinlv[1] => Div4.IN37
born_pinlv[1] => Div5.IN34
born_pinlv[1] => Mod9.IN34
born_pinlv[2] => Div0.IN49
born_pinlv[2] => Div1.IN46
born_pinlv[2] => Div2.IN43
born_pinlv[2] => Div3.IN39
born_pinlv[2] => Div4.IN36
born_pinlv[2] => Div5.IN33
born_pinlv[2] => Mod9.IN33
born_pinlv[3] => Div0.IN48
born_pinlv[3] => Div1.IN45
born_pinlv[3] => Div2.IN42
born_pinlv[3] => Div3.IN38
born_pinlv[3] => Div4.IN35
born_pinlv[3] => Div5.IN32
born_pinlv[3] => Mod9.IN32
born_pinlv[4] => Div0.IN47
born_pinlv[4] => Div1.IN44
born_pinlv[4] => Div2.IN41
born_pinlv[4] => Div3.IN37
born_pinlv[4] => Div4.IN34
born_pinlv[4] => Div5.IN31
born_pinlv[4] => Mod9.IN31
born_pinlv[5] => Div0.IN46
born_pinlv[5] => Div1.IN43
born_pinlv[5] => Div2.IN40
born_pinlv[5] => Div3.IN36
born_pinlv[5] => Div4.IN33
born_pinlv[5] => Div5.IN30
born_pinlv[5] => Mod9.IN30
born_pinlv[6] => Div0.IN45
born_pinlv[6] => Div1.IN42
born_pinlv[6] => Div2.IN39
born_pinlv[6] => Div3.IN35
born_pinlv[6] => Div4.IN32
born_pinlv[6] => Div5.IN29
born_pinlv[6] => Mod9.IN29
born_pinlv[7] => Div0.IN44
born_pinlv[7] => Div1.IN41
born_pinlv[7] => Div2.IN38
born_pinlv[7] => Div3.IN34
born_pinlv[7] => Div4.IN31
born_pinlv[7] => Div5.IN28
born_pinlv[7] => Mod9.IN28
born_pinlv[8] => Div0.IN43
born_pinlv[8] => Div1.IN40
born_pinlv[8] => Div2.IN37
born_pinlv[8] => Div3.IN33
born_pinlv[8] => Div4.IN30
born_pinlv[8] => Div5.IN27
born_pinlv[8] => Mod9.IN27
born_pinlv[9] => Div0.IN42
born_pinlv[9] => Div1.IN39
born_pinlv[9] => Div2.IN36
born_pinlv[9] => Div3.IN32
born_pinlv[9] => Div4.IN29
born_pinlv[9] => Div5.IN26
born_pinlv[9] => Mod9.IN26
born_pinlv[10] => Div0.IN41
born_pinlv[10] => Div1.IN38
born_pinlv[10] => Div2.IN35
born_pinlv[10] => Div3.IN31
born_pinlv[10] => Div4.IN28
born_pinlv[10] => Div5.IN25
born_pinlv[10] => Mod9.IN25
born_pinlv[11] => Div0.IN40
born_pinlv[11] => Div1.IN37
born_pinlv[11] => Div2.IN34
born_pinlv[11] => Div3.IN30
born_pinlv[11] => Div4.IN27
born_pinlv[11] => Div5.IN24
born_pinlv[11] => Mod9.IN24
born_pinlv[12] => Div0.IN39
born_pinlv[12] => Div1.IN36
born_pinlv[12] => Div2.IN33
born_pinlv[12] => Div3.IN29
born_pinlv[12] => Div4.IN26
born_pinlv[12] => Div5.IN23
born_pinlv[12] => Mod9.IN23
born_pinlv[13] => Div0.IN38
born_pinlv[13] => Div1.IN35
born_pinlv[13] => Div2.IN32
born_pinlv[13] => Div3.IN28
born_pinlv[13] => Div4.IN25
born_pinlv[13] => Div5.IN22
born_pinlv[13] => Mod9.IN22
born_pinlv[14] => Div0.IN37
born_pinlv[14] => Div1.IN34
born_pinlv[14] => Div2.IN31
born_pinlv[14] => Div3.IN27
born_pinlv[14] => Div4.IN24
born_pinlv[14] => Div5.IN21
born_pinlv[14] => Mod9.IN21
born_pinlv[15] => Div0.IN36
born_pinlv[15] => Div1.IN33
born_pinlv[15] => Div2.IN30
born_pinlv[15] => Div3.IN26
born_pinlv[15] => Div4.IN23
born_pinlv[15] => Div5.IN20
born_pinlv[15] => Mod9.IN20
born_pinlv[16] => Div0.IN35
born_pinlv[16] => Div1.IN32
born_pinlv[16] => Div2.IN29
born_pinlv[16] => Div3.IN25
born_pinlv[16] => Div4.IN22
born_pinlv[16] => Div5.IN19
born_pinlv[16] => Mod9.IN19
born_pinlv[17] => Div0.IN34
born_pinlv[17] => Div1.IN31
born_pinlv[17] => Div2.IN28
born_pinlv[17] => Div3.IN24
born_pinlv[17] => Div4.IN21
born_pinlv[17] => Div5.IN18
born_pinlv[17] => Mod9.IN18
born_pinlv[18] => Div0.IN33
born_pinlv[18] => Div1.IN30
born_pinlv[18] => Div2.IN27
born_pinlv[18] => Div3.IN23
born_pinlv[18] => Div4.IN20
born_pinlv[18] => Div5.IN17
born_pinlv[18] => Mod9.IN17
born_pinlv[19] => Div0.IN32
born_pinlv[19] => Div1.IN29
born_pinlv[19] => Div2.IN26
born_pinlv[19] => Div3.IN22
born_pinlv[19] => Div4.IN19
born_pinlv[19] => Div5.IN16
born_pinlv[19] => Mod9.IN16
born_pinlv[20] => Div0.IN31
born_pinlv[20] => Div1.IN28
born_pinlv[20] => Div2.IN25
born_pinlv[20] => Div3.IN21
born_pinlv[20] => Div4.IN18
born_pinlv[20] => Div5.IN15
born_pinlv[20] => Mod9.IN15
born_pinlv[21] => Div0.IN30
born_pinlv[21] => Div1.IN27
born_pinlv[21] => Div2.IN24
born_pinlv[21] => Div3.IN20
born_pinlv[21] => Div4.IN17
born_pinlv[21] => Div5.IN14
born_pinlv[21] => Mod9.IN14
born_pinlv[22] => Div0.IN29
born_pinlv[22] => Div1.IN26
born_pinlv[22] => Div2.IN23
born_pinlv[22] => Div3.IN19
born_pinlv[22] => Div4.IN16
born_pinlv[22] => Div5.IN13
born_pinlv[22] => Mod9.IN13
born_pinlv[23] => Div0.IN28
born_pinlv[23] => Div1.IN25
born_pinlv[23] => Div2.IN22
born_pinlv[23] => Div3.IN18
born_pinlv[23] => Div4.IN15
born_pinlv[23] => Div5.IN12
born_pinlv[23] => Mod9.IN12
born_pinlv[24] => Div0.IN27
born_pinlv[24] => Div1.IN24
born_pinlv[24] => Div2.IN21
born_pinlv[24] => Div3.IN17
born_pinlv[24] => Div4.IN14
born_pinlv[24] => Div5.IN11
born_pinlv[24] => Mod9.IN11
born_pinlv[25] => Div0.IN26
born_pinlv[25] => Div1.IN23
born_pinlv[25] => Div2.IN20
born_pinlv[25] => Div3.IN16
born_pinlv[25] => Div4.IN13
born_pinlv[25] => Div5.IN10
born_pinlv[25] => Mod9.IN10
born_pinlv[26] => Div0.IN25
born_pinlv[26] => Div1.IN22
born_pinlv[26] => Div2.IN19
born_pinlv[26] => Div3.IN15
born_pinlv[26] => Div4.IN12
born_pinlv[26] => Div5.IN9
born_pinlv[26] => Mod9.IN9
born_pinlv[27] => Div0.IN24
born_pinlv[27] => Div1.IN21
born_pinlv[27] => Div2.IN18
born_pinlv[27] => Div3.IN14
born_pinlv[27] => Div4.IN11
born_pinlv[27] => Div5.IN8
born_pinlv[27] => Mod9.IN8
born_pinlv[28] => Div0.IN23
born_pinlv[28] => Div1.IN20
born_pinlv[28] => Div2.IN17
born_pinlv[28] => Div3.IN13
born_pinlv[28] => Div4.IN10
born_pinlv[28] => Div5.IN7
born_pinlv[28] => Mod9.IN7
born_pinlv[29] => Div0.IN22
born_pinlv[29] => Div1.IN19
born_pinlv[29] => Div2.IN16
born_pinlv[29] => Div3.IN12
born_pinlv[29] => Div4.IN9
born_pinlv[29] => Div5.IN6
born_pinlv[29] => Mod9.IN6
born_pinlv[30] => Div0.IN21
born_pinlv[30] => Div1.IN18
born_pinlv[30] => Div2.IN15
born_pinlv[30] => Div3.IN11
born_pinlv[30] => Div4.IN8
born_pinlv[30] => Div5.IN5
born_pinlv[30] => Mod9.IN5
born_pinlv[31] => Div0.IN20
born_pinlv[31] => Div1.IN17
born_pinlv[31] => Div2.IN14
born_pinlv[31] => Div3.IN10
born_pinlv[31] => Div4.IN7
born_pinlv[31] => Div5.IN4
born_pinlv[31] => Mod9.IN4
born_phase[0] => Div6.IN51
born_phase[0] => Div7.IN48
born_phase[0] => Div8.IN45
born_phase[0] => Div9.IN41
born_phase[0] => Div10.IN38
born_phase[0] => Div11.IN35
born_phase[0] => Mod15.IN35
born_phase[1] => Div6.IN50
born_phase[1] => Div7.IN47
born_phase[1] => Div8.IN44
born_phase[1] => Div9.IN40
born_phase[1] => Div10.IN37
born_phase[1] => Div11.IN34
born_phase[1] => Mod15.IN34
born_phase[2] => Div6.IN49
born_phase[2] => Div7.IN46
born_phase[2] => Div8.IN43
born_phase[2] => Div9.IN39
born_phase[2] => Div10.IN36
born_phase[2] => Div11.IN33
born_phase[2] => Mod15.IN33
born_phase[3] => Div6.IN48
born_phase[3] => Div7.IN45
born_phase[3] => Div8.IN42
born_phase[3] => Div9.IN38
born_phase[3] => Div10.IN35
born_phase[3] => Div11.IN32
born_phase[3] => Mod15.IN32
born_phase[4] => Div6.IN47
born_phase[4] => Div7.IN44
born_phase[4] => Div8.IN41
born_phase[4] => Div9.IN37
born_phase[4] => Div10.IN34
born_phase[4] => Div11.IN31
born_phase[4] => Mod15.IN31
born_phase[5] => Div6.IN46
born_phase[5] => Div7.IN43
born_phase[5] => Div8.IN40
born_phase[5] => Div9.IN36
born_phase[5] => Div10.IN33
born_phase[5] => Div11.IN30
born_phase[5] => Mod15.IN30
born_phase[6] => Div6.IN45
born_phase[6] => Div7.IN42
born_phase[6] => Div8.IN39
born_phase[6] => Div9.IN35
born_phase[6] => Div10.IN32
born_phase[6] => Div11.IN29
born_phase[6] => Mod15.IN29
born_phase[7] => Div6.IN44
born_phase[7] => Div7.IN41
born_phase[7] => Div8.IN38
born_phase[7] => Div9.IN34
born_phase[7] => Div10.IN31
born_phase[7] => Div11.IN28
born_phase[7] => Mod15.IN28
born_phase[8] => Div6.IN43
born_phase[8] => Div7.IN40
born_phase[8] => Div8.IN37
born_phase[8] => Div9.IN33
born_phase[8] => Div10.IN30
born_phase[8] => Div11.IN27
born_phase[8] => Mod15.IN27
born_phase[9] => Div6.IN42
born_phase[9] => Div7.IN39
born_phase[9] => Div8.IN36
born_phase[9] => Div9.IN32
born_phase[9] => Div10.IN29
born_phase[9] => Div11.IN26
born_phase[9] => Mod15.IN26
born_phase[10] => Div6.IN41
born_phase[10] => Div7.IN38
born_phase[10] => Div8.IN35
born_phase[10] => Div9.IN31
born_phase[10] => Div10.IN28
born_phase[10] => Div11.IN25
born_phase[10] => Mod15.IN25
born_phase[11] => Div6.IN40
born_phase[11] => Div7.IN37
born_phase[11] => Div8.IN34
born_phase[11] => Div9.IN30
born_phase[11] => Div10.IN27
born_phase[11] => Div11.IN24
born_phase[11] => Mod15.IN24
born_phase[12] => Div6.IN39
born_phase[12] => Div7.IN36
born_phase[12] => Div8.IN33
born_phase[12] => Div9.IN29
born_phase[12] => Div10.IN26
born_phase[12] => Div11.IN23
born_phase[12] => Mod15.IN23
born_phase[13] => Div6.IN38
born_phase[13] => Div7.IN35
born_phase[13] => Div8.IN32
born_phase[13] => Div9.IN28
born_phase[13] => Div10.IN25
born_phase[13] => Div11.IN22
born_phase[13] => Mod15.IN22
born_phase[14] => Div6.IN37
born_phase[14] => Div7.IN34
born_phase[14] => Div8.IN31
born_phase[14] => Div9.IN27
born_phase[14] => Div10.IN24
born_phase[14] => Div11.IN21
born_phase[14] => Mod15.IN21
born_phase[15] => Div6.IN36
born_phase[15] => Div7.IN33
born_phase[15] => Div8.IN30
born_phase[15] => Div9.IN26
born_phase[15] => Div10.IN23
born_phase[15] => Div11.IN20
born_phase[15] => Mod15.IN20
born_phase[16] => Div6.IN35
born_phase[16] => Div7.IN32
born_phase[16] => Div8.IN29
born_phase[16] => Div9.IN25
born_phase[16] => Div10.IN22
born_phase[16] => Div11.IN19
born_phase[16] => Mod15.IN19
born_phase[17] => Div6.IN34
born_phase[17] => Div7.IN31
born_phase[17] => Div8.IN28
born_phase[17] => Div9.IN24
born_phase[17] => Div10.IN21
born_phase[17] => Div11.IN18
born_phase[17] => Mod15.IN18
born_phase[18] => Div6.IN33
born_phase[18] => Div7.IN30
born_phase[18] => Div8.IN27
born_phase[18] => Div9.IN23
born_phase[18] => Div10.IN20
born_phase[18] => Div11.IN17
born_phase[18] => Mod15.IN17
born_phase[19] => Div6.IN32
born_phase[19] => Div7.IN29
born_phase[19] => Div8.IN26
born_phase[19] => Div9.IN22
born_phase[19] => Div10.IN19
born_phase[19] => Div11.IN16
born_phase[19] => Mod15.IN16
born_phase[20] => Div6.IN31
born_phase[20] => Div7.IN28
born_phase[20] => Div8.IN25
born_phase[20] => Div9.IN21
born_phase[20] => Div10.IN18
born_phase[20] => Div11.IN15
born_phase[20] => Mod15.IN15
born_phase[21] => Div6.IN30
born_phase[21] => Div7.IN27
born_phase[21] => Div8.IN24
born_phase[21] => Div9.IN20
born_phase[21] => Div10.IN17
born_phase[21] => Div11.IN14
born_phase[21] => Mod15.IN14
born_phase[22] => Div6.IN29
born_phase[22] => Div7.IN26
born_phase[22] => Div8.IN23
born_phase[22] => Div9.IN19
born_phase[22] => Div10.IN16
born_phase[22] => Div11.IN13
born_phase[22] => Mod15.IN13
born_phase[23] => Div6.IN28
born_phase[23] => Div7.IN25
born_phase[23] => Div8.IN22
born_phase[23] => Div9.IN18
born_phase[23] => Div10.IN15
born_phase[23] => Div11.IN12
born_phase[23] => Mod15.IN12
born_phase[24] => Div6.IN27
born_phase[24] => Div7.IN24
born_phase[24] => Div8.IN21
born_phase[24] => Div9.IN17
born_phase[24] => Div10.IN14
born_phase[24] => Div11.IN11
born_phase[24] => Mod15.IN11
born_phase[25] => Div6.IN26
born_phase[25] => Div7.IN23
born_phase[25] => Div8.IN20
born_phase[25] => Div9.IN16
born_phase[25] => Div10.IN13
born_phase[25] => Div11.IN10
born_phase[25] => Mod15.IN10
born_phase[26] => Div6.IN25
born_phase[26] => Div7.IN22
born_phase[26] => Div8.IN19
born_phase[26] => Div9.IN15
born_phase[26] => Div10.IN12
born_phase[26] => Div11.IN9
born_phase[26] => Mod15.IN9
born_phase[27] => Div6.IN24
born_phase[27] => Div7.IN21
born_phase[27] => Div8.IN18
born_phase[27] => Div9.IN14
born_phase[27] => Div10.IN11
born_phase[27] => Div11.IN8
born_phase[27] => Mod15.IN8
born_phase[28] => Div6.IN23
born_phase[28] => Div7.IN20
born_phase[28] => Div8.IN17
born_phase[28] => Div9.IN13
born_phase[28] => Div10.IN10
born_phase[28] => Div11.IN7
born_phase[28] => Mod15.IN7
born_phase[29] => Div6.IN22
born_phase[29] => Div7.IN19
born_phase[29] => Div8.IN16
born_phase[29] => Div9.IN12
born_phase[29] => Div10.IN9
born_phase[29] => Div11.IN6
born_phase[29] => Mod15.IN6
born_phase[30] => Div6.IN21
born_phase[30] => Div7.IN18
born_phase[30] => Div8.IN15
born_phase[30] => Div9.IN11
born_phase[30] => Div10.IN8
born_phase[30] => Div11.IN5
born_phase[30] => Mod15.IN5
born_phase[31] => Div6.IN20
born_phase[31] => Div7.IN17
born_phase[31] => Div8.IN14
born_phase[31] => Div9.IN10
born_phase[31] => Div10.IN7
born_phase[31] => Div11.IN4
born_phase[31] => Mod15.IN4
pinlv[0] => Div12.IN51
pinlv[0] => Div13.IN48
pinlv[0] => Div14.IN45
pinlv[0] => Div15.IN41
pinlv[0] => Div16.IN38
pinlv[0] => Div17.IN35
pinlv[0] => Mod21.IN35
pinlv[1] => Div12.IN50
pinlv[1] => Div13.IN47
pinlv[1] => Div14.IN44
pinlv[1] => Div15.IN40
pinlv[1] => Div16.IN37
pinlv[1] => Div17.IN34
pinlv[1] => Mod21.IN34
pinlv[2] => Div12.IN49
pinlv[2] => Div13.IN46
pinlv[2] => Div14.IN43
pinlv[2] => Div15.IN39
pinlv[2] => Div16.IN36
pinlv[2] => Div17.IN33
pinlv[2] => Mod21.IN33
pinlv[3] => Div12.IN48
pinlv[3] => Div13.IN45
pinlv[3] => Div14.IN42
pinlv[3] => Div15.IN38
pinlv[3] => Div16.IN35
pinlv[3] => Div17.IN32
pinlv[3] => Mod21.IN32
pinlv[4] => Div12.IN47
pinlv[4] => Div13.IN44
pinlv[4] => Div14.IN41
pinlv[4] => Div15.IN37
pinlv[4] => Div16.IN34
pinlv[4] => Div17.IN31
pinlv[4] => Mod21.IN31
pinlv[5] => Div12.IN46
pinlv[5] => Div13.IN43
pinlv[5] => Div14.IN40
pinlv[5] => Div15.IN36
pinlv[5] => Div16.IN33
pinlv[5] => Div17.IN30
pinlv[5] => Mod21.IN30
pinlv[6] => Div12.IN45
pinlv[6] => Div13.IN42
pinlv[6] => Div14.IN39
pinlv[6] => Div15.IN35
pinlv[6] => Div16.IN32
pinlv[6] => Div17.IN29
pinlv[6] => Mod21.IN29
pinlv[7] => Div12.IN44
pinlv[7] => Div13.IN41
pinlv[7] => Div14.IN38
pinlv[7] => Div15.IN34
pinlv[7] => Div16.IN31
pinlv[7] => Div17.IN28
pinlv[7] => Mod21.IN28
pinlv[8] => Div12.IN43
pinlv[8] => Div13.IN40
pinlv[8] => Div14.IN37
pinlv[8] => Div15.IN33
pinlv[8] => Div16.IN30
pinlv[8] => Div17.IN27
pinlv[8] => Mod21.IN27
pinlv[9] => Div12.IN42
pinlv[9] => Div13.IN39
pinlv[9] => Div14.IN36
pinlv[9] => Div15.IN32
pinlv[9] => Div16.IN29
pinlv[9] => Div17.IN26
pinlv[9] => Mod21.IN26
pinlv[10] => Div12.IN41
pinlv[10] => Div13.IN38
pinlv[10] => Div14.IN35
pinlv[10] => Div15.IN31
pinlv[10] => Div16.IN28
pinlv[10] => Div17.IN25
pinlv[10] => Mod21.IN25
pinlv[11] => Div12.IN40
pinlv[11] => Div13.IN37
pinlv[11] => Div14.IN34
pinlv[11] => Div15.IN30
pinlv[11] => Div16.IN27
pinlv[11] => Div17.IN24
pinlv[11] => Mod21.IN24
pinlv[12] => Div12.IN39
pinlv[12] => Div13.IN36
pinlv[12] => Div14.IN33
pinlv[12] => Div15.IN29
pinlv[12] => Div16.IN26
pinlv[12] => Div17.IN23
pinlv[12] => Mod21.IN23
pinlv[13] => Div12.IN38
pinlv[13] => Div13.IN35
pinlv[13] => Div14.IN32
pinlv[13] => Div15.IN28
pinlv[13] => Div16.IN25
pinlv[13] => Div17.IN22
pinlv[13] => Mod21.IN22
pinlv[14] => Div12.IN37
pinlv[14] => Div13.IN34
pinlv[14] => Div14.IN31
pinlv[14] => Div15.IN27
pinlv[14] => Div16.IN24
pinlv[14] => Div17.IN21
pinlv[14] => Mod21.IN21
pinlv[15] => Div12.IN36
pinlv[15] => Div13.IN33
pinlv[15] => Div14.IN30
pinlv[15] => Div15.IN26
pinlv[15] => Div16.IN23
pinlv[15] => Div17.IN20
pinlv[15] => Mod21.IN20
pinlv[16] => Div12.IN35
pinlv[16] => Div13.IN32
pinlv[16] => Div14.IN29
pinlv[16] => Div15.IN25
pinlv[16] => Div16.IN22
pinlv[16] => Div17.IN19
pinlv[16] => Mod21.IN19
pinlv[17] => Div12.IN34
pinlv[17] => Div13.IN31
pinlv[17] => Div14.IN28
pinlv[17] => Div15.IN24
pinlv[17] => Div16.IN21
pinlv[17] => Div17.IN18
pinlv[17] => Mod21.IN18
pinlv[18] => Div12.IN33
pinlv[18] => Div13.IN30
pinlv[18] => Div14.IN27
pinlv[18] => Div15.IN23
pinlv[18] => Div16.IN20
pinlv[18] => Div17.IN17
pinlv[18] => Mod21.IN17
pinlv[19] => Div12.IN32
pinlv[19] => Div13.IN29
pinlv[19] => Div14.IN26
pinlv[19] => Div15.IN22
pinlv[19] => Div16.IN19
pinlv[19] => Div17.IN16
pinlv[19] => Mod21.IN16
pinlv[20] => Div12.IN31
pinlv[20] => Div13.IN28
pinlv[20] => Div14.IN25
pinlv[20] => Div15.IN21
pinlv[20] => Div16.IN18
pinlv[20] => Div17.IN15
pinlv[20] => Mod21.IN15
pinlv[21] => Div12.IN30
pinlv[21] => Div13.IN27
pinlv[21] => Div14.IN24
pinlv[21] => Div15.IN20
pinlv[21] => Div16.IN17
pinlv[21] => Div17.IN14
pinlv[21] => Mod21.IN14
pinlv[22] => Div12.IN29
pinlv[22] => Div13.IN26
pinlv[22] => Div14.IN23
pinlv[22] => Div15.IN19
pinlv[22] => Div16.IN16
pinlv[22] => Div17.IN13
pinlv[22] => Mod21.IN13
pinlv[23] => Div12.IN28
pinlv[23] => Div13.IN25
pinlv[23] => Div14.IN22
pinlv[23] => Div15.IN18
pinlv[23] => Div16.IN15
pinlv[23] => Div17.IN12
pinlv[23] => Mod21.IN12
pinlv[24] => Div12.IN27
pinlv[24] => Div13.IN24
pinlv[24] => Div14.IN21
pinlv[24] => Div15.IN17
pinlv[24] => Div16.IN14
pinlv[24] => Div17.IN11
pinlv[24] => Mod21.IN11
pinlv[25] => Div12.IN26
pinlv[25] => Div13.IN23
pinlv[25] => Div14.IN20
pinlv[25] => Div15.IN16
pinlv[25] => Div16.IN13
pinlv[25] => Div17.IN10
pinlv[25] => Mod21.IN10
pinlv[26] => Div12.IN25
pinlv[26] => Div13.IN22
pinlv[26] => Div14.IN19
pinlv[26] => Div15.IN15
pinlv[26] => Div16.IN12
pinlv[26] => Div17.IN9
pinlv[26] => Mod21.IN9
pinlv[27] => Div12.IN24
pinlv[27] => Div13.IN21
pinlv[27] => Div14.IN18
pinlv[27] => Div15.IN14
pinlv[27] => Div16.IN11
pinlv[27] => Div17.IN8
pinlv[27] => Mod21.IN8
pinlv[28] => Div12.IN23
pinlv[28] => Div13.IN20
pinlv[28] => Div14.IN17
pinlv[28] => Div15.IN13
pinlv[28] => Div16.IN10
pinlv[28] => Div17.IN7
pinlv[28] => Mod21.IN7
pinlv[29] => Div12.IN22
pinlv[29] => Div13.IN19
pinlv[29] => Div14.IN16
pinlv[29] => Div15.IN12
pinlv[29] => Div16.IN9
pinlv[29] => Div17.IN6
pinlv[29] => Mod21.IN6
pinlv[30] => Div12.IN21
pinlv[30] => Div13.IN18
pinlv[30] => Div14.IN15
pinlv[30] => Div15.IN11
pinlv[30] => Div16.IN8
pinlv[30] => Div17.IN5
pinlv[30] => Mod21.IN5
pinlv[31] => Div12.IN20
pinlv[31] => Div13.IN17
pinlv[31] => Div14.IN14
pinlv[31] => Div15.IN10
pinlv[31] => Div16.IN7
pinlv[31] => Div17.IN4
pinlv[31] => Mod21.IN4
phrase[0] => Div18.IN51
phrase[0] => Div19.IN48
phrase[0] => Div20.IN45
phrase[0] => Div21.IN41
phrase[0] => Div22.IN38
phrase[0] => Div23.IN35
phrase[0] => Mod27.IN35
phrase[1] => Div18.IN50
phrase[1] => Div19.IN47
phrase[1] => Div20.IN44
phrase[1] => Div21.IN40
phrase[1] => Div22.IN37
phrase[1] => Div23.IN34
phrase[1] => Mod27.IN34
phrase[2] => Div18.IN49
phrase[2] => Div19.IN46
phrase[2] => Div20.IN43
phrase[2] => Div21.IN39
phrase[2] => Div22.IN36
phrase[2] => Div23.IN33
phrase[2] => Mod27.IN33
phrase[3] => Div18.IN48
phrase[3] => Div19.IN45
phrase[3] => Div20.IN42
phrase[3] => Div21.IN38
phrase[3] => Div22.IN35
phrase[3] => Div23.IN32
phrase[3] => Mod27.IN32
phrase[4] => Div18.IN47
phrase[4] => Div19.IN44
phrase[4] => Div20.IN41
phrase[4] => Div21.IN37
phrase[4] => Div22.IN34
phrase[4] => Div23.IN31
phrase[4] => Mod27.IN31
phrase[5] => Div18.IN46
phrase[5] => Div19.IN43
phrase[5] => Div20.IN40
phrase[5] => Div21.IN36
phrase[5] => Div22.IN33
phrase[5] => Div23.IN30
phrase[5] => Mod27.IN30
phrase[6] => Div18.IN45
phrase[6] => Div19.IN42
phrase[6] => Div20.IN39
phrase[6] => Div21.IN35
phrase[6] => Div22.IN32
phrase[6] => Div23.IN29
phrase[6] => Mod27.IN29
phrase[7] => Div18.IN44
phrase[7] => Div19.IN41
phrase[7] => Div20.IN38
phrase[7] => Div21.IN34
phrase[7] => Div22.IN31
phrase[7] => Div23.IN28
phrase[7] => Mod27.IN28
phrase[8] => Div18.IN43
phrase[8] => Div19.IN40
phrase[8] => Div20.IN37
phrase[8] => Div21.IN33
phrase[8] => Div22.IN30
phrase[8] => Div23.IN27
phrase[8] => Mod27.IN27
phrase[9] => Div18.IN42
phrase[9] => Div19.IN39
phrase[9] => Div20.IN36
phrase[9] => Div21.IN32
phrase[9] => Div22.IN29
phrase[9] => Div23.IN26
phrase[9] => Mod27.IN26
phrase[10] => Div18.IN41
phrase[10] => Div19.IN38
phrase[10] => Div20.IN35
phrase[10] => Div21.IN31
phrase[10] => Div22.IN28
phrase[10] => Div23.IN25
phrase[10] => Mod27.IN25
phrase[11] => Div18.IN40
phrase[11] => Div19.IN37
phrase[11] => Div20.IN34
phrase[11] => Div21.IN30
phrase[11] => Div22.IN27
phrase[11] => Div23.IN24
phrase[11] => Mod27.IN24
phrase[12] => Div18.IN39
phrase[12] => Div19.IN36
phrase[12] => Div20.IN33
phrase[12] => Div21.IN29
phrase[12] => Div22.IN26
phrase[12] => Div23.IN23
phrase[12] => Mod27.IN23
phrase[13] => Div18.IN38
phrase[13] => Div19.IN35
phrase[13] => Div20.IN32
phrase[13] => Div21.IN28
phrase[13] => Div22.IN25
phrase[13] => Div23.IN22
phrase[13] => Mod27.IN22
phrase[14] => Div18.IN37
phrase[14] => Div19.IN34
phrase[14] => Div20.IN31
phrase[14] => Div21.IN27
phrase[14] => Div22.IN24
phrase[14] => Div23.IN21
phrase[14] => Mod27.IN21
phrase[15] => Div18.IN36
phrase[15] => Div19.IN33
phrase[15] => Div20.IN30
phrase[15] => Div21.IN26
phrase[15] => Div22.IN23
phrase[15] => Div23.IN20
phrase[15] => Mod27.IN20
phrase[16] => Div18.IN35
phrase[16] => Div19.IN32
phrase[16] => Div20.IN29
phrase[16] => Div21.IN25
phrase[16] => Div22.IN22
phrase[16] => Div23.IN19
phrase[16] => Mod27.IN19
phrase[17] => Div18.IN34
phrase[17] => Div19.IN31
phrase[17] => Div20.IN28
phrase[17] => Div21.IN24
phrase[17] => Div22.IN21
phrase[17] => Div23.IN18
phrase[17] => Mod27.IN18
phrase[18] => Div18.IN33
phrase[18] => Div19.IN30
phrase[18] => Div20.IN27
phrase[18] => Div21.IN23
phrase[18] => Div22.IN20
phrase[18] => Div23.IN17
phrase[18] => Mod27.IN17
phrase[19] => Div18.IN32
phrase[19] => Div19.IN29
phrase[19] => Div20.IN26
phrase[19] => Div21.IN22
phrase[19] => Div22.IN19
phrase[19] => Div23.IN16
phrase[19] => Mod27.IN16
phrase[20] => Div18.IN31
phrase[20] => Div19.IN28
phrase[20] => Div20.IN25
phrase[20] => Div21.IN21
phrase[20] => Div22.IN18
phrase[20] => Div23.IN15
phrase[20] => Mod27.IN15
phrase[21] => Div18.IN30
phrase[21] => Div19.IN27
phrase[21] => Div20.IN24
phrase[21] => Div21.IN20
phrase[21] => Div22.IN17
phrase[21] => Div23.IN14
phrase[21] => Mod27.IN14
phrase[22] => Div18.IN29
phrase[22] => Div19.IN26
phrase[22] => Div20.IN23
phrase[22] => Div21.IN19
phrase[22] => Div22.IN16
phrase[22] => Div23.IN13
phrase[22] => Mod27.IN13
phrase[23] => Div18.IN28
phrase[23] => Div19.IN25
phrase[23] => Div20.IN22
phrase[23] => Div21.IN18
phrase[23] => Div22.IN15
phrase[23] => Div23.IN12
phrase[23] => Mod27.IN12
phrase[24] => Div18.IN27
phrase[24] => Div19.IN24
phrase[24] => Div20.IN21
phrase[24] => Div21.IN17
phrase[24] => Div22.IN14
phrase[24] => Div23.IN11
phrase[24] => Mod27.IN11
phrase[25] => Div18.IN26
phrase[25] => Div19.IN23
phrase[25] => Div20.IN20
phrase[25] => Div21.IN16
phrase[25] => Div22.IN13
phrase[25] => Div23.IN10
phrase[25] => Mod27.IN10
phrase[26] => Div18.IN25
phrase[26] => Div19.IN22
phrase[26] => Div20.IN19
phrase[26] => Div21.IN15
phrase[26] => Div22.IN12
phrase[26] => Div23.IN9
phrase[26] => Mod27.IN9
phrase[27] => Div18.IN24
phrase[27] => Div19.IN21
phrase[27] => Div20.IN18
phrase[27] => Div21.IN14
phrase[27] => Div22.IN11
phrase[27] => Div23.IN8
phrase[27] => Mod27.IN8
phrase[28] => Div18.IN23
phrase[28] => Div19.IN20
phrase[28] => Div20.IN17
phrase[28] => Div21.IN13
phrase[28] => Div22.IN10
phrase[28] => Div23.IN7
phrase[28] => Mod27.IN7
phrase[29] => Div18.IN22
phrase[29] => Div19.IN19
phrase[29] => Div20.IN16
phrase[29] => Div21.IN12
phrase[29] => Div22.IN9
phrase[29] => Div23.IN6
phrase[29] => Mod27.IN6
phrase[30] => Div18.IN21
phrase[30] => Div19.IN18
phrase[30] => Div20.IN15
phrase[30] => Div21.IN11
phrase[30] => Div22.IN8
phrase[30] => Div23.IN5
phrase[30] => Mod27.IN5
phrase[31] => Div18.IN20
phrase[31] => Div19.IN17
phrase[31] => Div20.IN14
phrase[31] => Div21.IN10
phrase[31] => Div22.IN7
phrase[31] => Div23.IN4
phrase[31] => Mod27.IN4
hx[0] => LessThan2.IN20
hx[0] => LessThan3.IN20
hx[0] => Mod0.IN15
hx[0] => Mod3.IN11
hx[0] => LessThan4.IN20
hx[0] => LessThan5.IN20
hx[0] => LessThan6.IN20
hx[0] => LessThan7.IN20
hx[0] => LessThan8.IN20
hx[0] => LessThan9.IN20
hx[0] => LessThan10.IN20
hx[0] => LessThan11.IN20
hx[0] => LessThan12.IN20
hx[0] => LessThan13.IN20
hx[0] => LessThan14.IN20
hx[0] => LessThan15.IN20
hx[0] => LessThan18.IN20
hx[0] => LessThan19.IN20
hx[0] => LessThan20.IN20
hx[0] => LessThan23.IN20
hx[0] => LessThan24.IN20
hx[0] => LessThan25.IN20
hx[0] => LessThan26.IN20
hx[0] => LessThan27.IN20
hx[0] => LessThan28.IN20
hx[0] => LessThan29.IN20
hx[0] => LessThan30.IN20
hx[0] => LessThan35.IN20
hx[0] => LessThan36.IN20
hx[0] => LessThan37.IN20
hx[0] => LessThan38.IN20
hx[0] => LessThan39.IN20
hx[0] => LessThan40.IN20
hx[0] => LessThan41.IN20
hx[0] => LessThan42.IN20
hx[0] => LessThan43.IN20
hx[0] => LessThan44.IN20
hx[0] => LessThan45.IN20
hx[0] => LessThan46.IN20
hx[0] => LessThan47.IN20
hx[0] => LessThan48.IN20
hx[0] => LessThan49.IN20
hx[0] => LessThan50.IN20
hx[0] => LessThan51.IN20
hx[0] => LessThan52.IN20
hx[0] => LessThan53.IN20
hx[0] => LessThan54.IN20
hx[0] => LessThan55.IN20
hx[0] => LessThan56.IN20
hx[0] => LessThan57.IN20
hx[0] => LessThan58.IN20
hx[0] => LessThan59.IN20
hx[0] => LessThan60.IN20
hx[0] => LessThan63.IN20
hx[0] => LessThan64.IN20
hx[0] => Equal1.IN0
hx[0] => Mux36.IN0
hx[0] => Mux35.IN3
hx[0] => Mux34.IN3
hx[0] => Mux33.IN3
hx[0] => Mux32.IN3
hx[0] => Mux31.IN3
hx[0] => Mux30.IN3
hx[0] => Mux29.IN3
hx[0] => Mux28.IN3
hx[0] => Mux27.IN3
hx[0] => Mux26.IN3
hx[0] => Mux25.IN7
hx[0] => Mux24.IN7
hx[0] => Mux23.IN7
hx[0] => Mux22.IN7
hx[0] => Mux21.IN7
hx[0] => Mux20.IN7
hx[0] => Mux19.IN7
hx[0] => Mux18.IN7
hx[0] => Mux17.IN7
hx[0] => Mux16.IN7
hx[0] => Mux15.IN7
hx[0] => Mux14.IN7
hx[0] => Mux13.IN3
hx[0] => Mux12.IN7
hx[0] => Mux11.IN7
hx[0] => Mux10.IN7
hx[0] => Mux9.IN7
hx[0] => Mux8.IN7
hx[0] => Mux7.IN7
hx[0] => Mux6.IN7
hx[0] => Mux5.IN7
hx[0] => Mux4.IN7
hx[0] => Mux3.IN7
hx[0] => Mux2.IN7
hx[0] => Mux1.IN7
hx[0] => Mux0.IN7
hx[1] => LessThan2.IN19
hx[1] => LessThan3.IN19
hx[1] => Mod0.IN14
hx[1] => Mod3.IN10
hx[1] => LessThan4.IN19
hx[1] => LessThan5.IN19
hx[1] => LessThan6.IN19
hx[1] => LessThan7.IN19
hx[1] => LessThan8.IN19
hx[1] => LessThan9.IN19
hx[1] => LessThan10.IN19
hx[1] => LessThan11.IN19
hx[1] => LessThan12.IN19
hx[1] => LessThan13.IN19
hx[1] => LessThan14.IN19
hx[1] => LessThan15.IN19
hx[1] => LessThan18.IN19
hx[1] => LessThan19.IN19
hx[1] => LessThan20.IN19
hx[1] => LessThan23.IN19
hx[1] => LessThan24.IN19
hx[1] => LessThan25.IN19
hx[1] => LessThan26.IN19
hx[1] => LessThan27.IN19
hx[1] => LessThan28.IN19
hx[1] => LessThan29.IN19
hx[1] => LessThan30.IN19
hx[1] => LessThan35.IN19
hx[1] => LessThan36.IN19
hx[1] => LessThan37.IN19
hx[1] => LessThan38.IN19
hx[1] => LessThan39.IN19
hx[1] => LessThan40.IN19
hx[1] => LessThan41.IN19
hx[1] => LessThan42.IN19
hx[1] => LessThan43.IN19
hx[1] => LessThan44.IN19
hx[1] => LessThan45.IN19
hx[1] => LessThan46.IN19
hx[1] => LessThan47.IN19
hx[1] => LessThan48.IN19
hx[1] => LessThan49.IN19
hx[1] => LessThan50.IN19
hx[1] => LessThan51.IN19
hx[1] => LessThan52.IN19
hx[1] => LessThan53.IN19
hx[1] => LessThan54.IN19
hx[1] => LessThan55.IN19
hx[1] => LessThan56.IN19
hx[1] => LessThan57.IN19
hx[1] => LessThan58.IN19
hx[1] => LessThan59.IN19
hx[1] => LessThan60.IN19
hx[1] => LessThan63.IN19
hx[1] => LessThan64.IN19
hx[1] => Equal1.IN9
hx[1] => Mux6.IN6
hx[1] => Mux5.IN6
hx[1] => Mux4.IN6
hx[1] => Mux3.IN6
hx[1] => Mux2.IN6
hx[1] => Mux1.IN6
hx[1] => Mux0.IN6
hx[1] => Add74.IN9
hx[1] => Add75.IN9
hx[1] => Add76.IN9
hx[1] => Add77.IN9
hx[1] => Add78.IN9
hx[1] => Add79.IN9
hx[1] => Add80.IN9
hx[1] => Add81.IN9
hx[1] => Add82.IN9
hx[1] => Add83.IN9
hx[1] => Add84.IN9
hx[1] => Add85.IN9
hx[1] => Add86.IN9
hx[1] => Add87.IN9
hx[1] => Add88.IN9
hx[1] => Add89.IN9
hx[1] => Add90.IN9
hx[1] => Add91.IN9
hx[1] => Add92.IN9
hx[2] => LessThan2.IN18
hx[2] => LessThan3.IN18
hx[2] => Mod0.IN13
hx[2] => Mod3.IN9
hx[2] => LessThan4.IN18
hx[2] => LessThan5.IN18
hx[2] => LessThan6.IN18
hx[2] => LessThan7.IN18
hx[2] => LessThan8.IN18
hx[2] => LessThan9.IN18
hx[2] => LessThan10.IN18
hx[2] => LessThan11.IN18
hx[2] => LessThan12.IN18
hx[2] => LessThan13.IN18
hx[2] => LessThan14.IN18
hx[2] => LessThan15.IN18
hx[2] => LessThan18.IN18
hx[2] => LessThan19.IN18
hx[2] => LessThan20.IN18
hx[2] => LessThan23.IN18
hx[2] => LessThan24.IN18
hx[2] => LessThan25.IN18
hx[2] => LessThan26.IN18
hx[2] => LessThan27.IN18
hx[2] => LessThan28.IN18
hx[2] => LessThan29.IN18
hx[2] => LessThan30.IN18
hx[2] => LessThan35.IN18
hx[2] => LessThan36.IN18
hx[2] => LessThan37.IN18
hx[2] => LessThan38.IN18
hx[2] => LessThan39.IN18
hx[2] => LessThan40.IN18
hx[2] => LessThan41.IN18
hx[2] => LessThan42.IN18
hx[2] => LessThan43.IN18
hx[2] => LessThan44.IN18
hx[2] => LessThan45.IN18
hx[2] => LessThan46.IN18
hx[2] => LessThan47.IN18
hx[2] => LessThan48.IN18
hx[2] => LessThan49.IN18
hx[2] => LessThan50.IN18
hx[2] => LessThan51.IN18
hx[2] => LessThan52.IN18
hx[2] => LessThan53.IN18
hx[2] => LessThan54.IN18
hx[2] => LessThan55.IN18
hx[2] => LessThan56.IN18
hx[2] => LessThan57.IN18
hx[2] => LessThan58.IN18
hx[2] => LessThan59.IN18
hx[2] => LessThan60.IN18
hx[2] => LessThan63.IN18
hx[2] => LessThan64.IN18
hx[2] => Equal1.IN8
hx[2] => Mux6.IN5
hx[2] => Mux5.IN5
hx[2] => Mux4.IN5
hx[2] => Mux3.IN5
hx[2] => Mux2.IN5
hx[2] => Mux1.IN5
hx[2] => Mux0.IN5
hx[2] => Add74.IN8
hx[2] => Add75.IN8
hx[2] => Add76.IN8
hx[2] => Add77.IN8
hx[2] => Add78.IN8
hx[2] => Add79.IN8
hx[2] => Add80.IN8
hx[2] => Add81.IN8
hx[2] => Add82.IN8
hx[2] => Add83.IN8
hx[2] => Add84.IN8
hx[2] => Add85.IN8
hx[2] => Add86.IN8
hx[2] => Add87.IN8
hx[2] => Add88.IN8
hx[2] => Add89.IN8
hx[2] => Add90.IN8
hx[2] => Add91.IN8
hx[2] => Add92.IN8
hx[3] => LessThan2.IN17
hx[3] => LessThan3.IN17
hx[3] => Mod0.IN12
hx[3] => Mod3.IN8
hx[3] => LessThan4.IN17
hx[3] => LessThan5.IN17
hx[3] => LessThan6.IN17
hx[3] => LessThan7.IN17
hx[3] => LessThan8.IN17
hx[3] => LessThan9.IN17
hx[3] => LessThan10.IN17
hx[3] => LessThan11.IN17
hx[3] => LessThan12.IN17
hx[3] => LessThan13.IN17
hx[3] => LessThan14.IN17
hx[3] => LessThan15.IN17
hx[3] => LessThan18.IN17
hx[3] => LessThan19.IN17
hx[3] => LessThan20.IN17
hx[3] => LessThan23.IN17
hx[3] => LessThan24.IN17
hx[3] => LessThan25.IN17
hx[3] => LessThan26.IN17
hx[3] => LessThan27.IN17
hx[3] => LessThan28.IN17
hx[3] => LessThan29.IN17
hx[3] => LessThan30.IN17
hx[3] => LessThan35.IN17
hx[3] => LessThan36.IN17
hx[3] => LessThan37.IN17
hx[3] => LessThan38.IN17
hx[3] => LessThan39.IN17
hx[3] => LessThan40.IN17
hx[3] => LessThan41.IN17
hx[3] => LessThan42.IN17
hx[3] => LessThan43.IN17
hx[3] => LessThan44.IN17
hx[3] => LessThan45.IN17
hx[3] => LessThan46.IN17
hx[3] => LessThan47.IN17
hx[3] => LessThan48.IN17
hx[3] => LessThan49.IN17
hx[3] => LessThan50.IN17
hx[3] => LessThan51.IN17
hx[3] => LessThan52.IN17
hx[3] => LessThan53.IN17
hx[3] => LessThan54.IN17
hx[3] => LessThan55.IN17
hx[3] => LessThan56.IN17
hx[3] => LessThan57.IN17
hx[3] => LessThan58.IN17
hx[3] => LessThan59.IN17
hx[3] => LessThan60.IN17
hx[3] => LessThan63.IN17
hx[3] => LessThan64.IN17
hx[3] => Equal1.IN7
hx[3] => Mux6.IN4
hx[3] => Mux5.IN4
hx[3] => Mux4.IN4
hx[3] => Mux3.IN4
hx[3] => Mux2.IN4
hx[3] => Mux1.IN4
hx[3] => Mux0.IN4
hx[3] => Add74.IN4
hx[3] => Add75.IN7
hx[3] => Add76.IN7
hx[3] => Add77.IN7
hx[3] => Add78.IN7
hx[3] => Add79.IN7
hx[3] => Add80.IN7
hx[3] => Add81.IN7
hx[3] => Add82.IN7
hx[3] => Add83.IN7
hx[3] => Add84.IN7
hx[3] => Add85.IN7
hx[3] => Add86.IN7
hx[3] => Add87.IN7
hx[3] => Add88.IN7
hx[3] => Add89.IN7
hx[3] => Add90.IN7
hx[3] => Add91.IN7
hx[3] => Add92.IN7
hx[4] => LessThan2.IN16
hx[4] => LessThan3.IN16
hx[4] => Mod0.IN11
hx[4] => Mod3.IN7
hx[4] => LessThan4.IN16
hx[4] => LessThan5.IN16
hx[4] => LessThan6.IN16
hx[4] => LessThan7.IN16
hx[4] => LessThan8.IN16
hx[4] => LessThan9.IN16
hx[4] => LessThan10.IN16
hx[4] => LessThan11.IN16
hx[4] => LessThan12.IN16
hx[4] => LessThan13.IN16
hx[4] => LessThan14.IN16
hx[4] => LessThan15.IN16
hx[4] => LessThan18.IN16
hx[4] => LessThan19.IN16
hx[4] => LessThan20.IN16
hx[4] => LessThan23.IN16
hx[4] => LessThan24.IN16
hx[4] => LessThan25.IN16
hx[4] => LessThan26.IN16
hx[4] => LessThan27.IN16
hx[4] => LessThan28.IN16
hx[4] => LessThan29.IN16
hx[4] => LessThan30.IN16
hx[4] => LessThan35.IN16
hx[4] => LessThan36.IN16
hx[4] => LessThan37.IN16
hx[4] => LessThan38.IN16
hx[4] => LessThan39.IN16
hx[4] => LessThan40.IN16
hx[4] => LessThan41.IN16
hx[4] => LessThan42.IN16
hx[4] => LessThan43.IN16
hx[4] => LessThan44.IN16
hx[4] => LessThan45.IN16
hx[4] => LessThan46.IN16
hx[4] => LessThan47.IN16
hx[4] => LessThan48.IN16
hx[4] => LessThan49.IN16
hx[4] => LessThan50.IN16
hx[4] => LessThan51.IN16
hx[4] => LessThan52.IN16
hx[4] => LessThan53.IN16
hx[4] => LessThan54.IN16
hx[4] => LessThan55.IN16
hx[4] => LessThan56.IN16
hx[4] => LessThan57.IN16
hx[4] => LessThan58.IN16
hx[4] => LessThan59.IN16
hx[4] => LessThan60.IN16
hx[4] => LessThan63.IN16
hx[4] => LessThan64.IN16
hx[4] => Equal1.IN6
hx[4] => Add67.IN6
hx[4] => Add68.IN6
hx[4] => Add69.IN6
hx[4] => Add70.IN6
hx[4] => Add71.IN6
hx[4] => Add72.IN6
hx[4] => Add73.IN6
hx[4] => Add74.IN3
hx[4] => Add75.IN2
hx[4] => Add76.IN3
hx[4] => Add77.IN2
hx[4] => Add78.IN2
hx[4] => Add79.IN3
hx[4] => Add80.IN3
hx[4] => Add81.IN4
hx[4] => Add82.IN3
hx[4] => Add83.IN6
hx[4] => Add84.IN3
hx[4] => Add85.IN6
hx[4] => Add86.IN4
hx[4] => Add87.IN6
hx[4] => Add88.IN3
hx[4] => Add89.IN6
hx[4] => Add90.IN4
hx[4] => Add91.IN6
hx[4] => Add92.IN4
hx[5] => LessThan2.IN15
hx[5] => LessThan3.IN15
hx[5] => Mod0.IN10
hx[5] => Mod3.IN6
hx[5] => LessThan4.IN15
hx[5] => LessThan5.IN15
hx[5] => LessThan6.IN15
hx[5] => LessThan7.IN15
hx[5] => LessThan8.IN15
hx[5] => LessThan9.IN15
hx[5] => LessThan10.IN15
hx[5] => LessThan11.IN15
hx[5] => LessThan12.IN15
hx[5] => LessThan13.IN15
hx[5] => LessThan14.IN15
hx[5] => LessThan15.IN15
hx[5] => LessThan18.IN15
hx[5] => LessThan19.IN15
hx[5] => LessThan20.IN15
hx[5] => LessThan23.IN15
hx[5] => LessThan24.IN15
hx[5] => LessThan25.IN15
hx[5] => LessThan26.IN15
hx[5] => LessThan27.IN15
hx[5] => LessThan28.IN15
hx[5] => LessThan29.IN15
hx[5] => LessThan30.IN15
hx[5] => LessThan35.IN15
hx[5] => LessThan36.IN15
hx[5] => LessThan37.IN15
hx[5] => LessThan38.IN15
hx[5] => LessThan39.IN15
hx[5] => LessThan40.IN15
hx[5] => LessThan41.IN15
hx[5] => LessThan42.IN15
hx[5] => LessThan43.IN15
hx[5] => LessThan44.IN15
hx[5] => LessThan45.IN15
hx[5] => LessThan46.IN15
hx[5] => LessThan47.IN15
hx[5] => LessThan48.IN15
hx[5] => LessThan49.IN15
hx[5] => LessThan50.IN15
hx[5] => LessThan51.IN15
hx[5] => LessThan52.IN15
hx[5] => LessThan53.IN15
hx[5] => LessThan54.IN15
hx[5] => LessThan55.IN15
hx[5] => LessThan56.IN15
hx[5] => LessThan57.IN15
hx[5] => LessThan58.IN15
hx[5] => LessThan59.IN15
hx[5] => LessThan60.IN15
hx[5] => LessThan63.IN15
hx[5] => LessThan64.IN15
hx[5] => Equal1.IN5
hx[5] => Add67.IN3
hx[5] => Add68.IN2
hx[5] => Add69.IN3
hx[5] => Add70.IN3
hx[5] => Add71.IN4
hx[5] => Add72.IN2
hx[5] => Add73.IN3
hx[5] => Add74.IN7
hx[5] => Add75.IN6
hx[5] => Add76.IN2
hx[5] => Add77.IN6
hx[5] => Add78.IN6
hx[5] => Add79.IN2
hx[5] => Add80.IN6
hx[5] => Add81.IN3
hx[5] => Add82.IN2
hx[5] => Add83.IN5
hx[5] => Add84.IN6
hx[5] => Add85.IN3
hx[5] => Add86.IN3
hx[5] => Add87.IN5
hx[5] => Add88.IN6
hx[5] => Add89.IN3
hx[5] => Add90.IN3
hx[5] => Add91.IN5
hx[5] => Add92.IN6
hx[6] => LessThan2.IN14
hx[6] => LessThan3.IN14
hx[6] => Mod0.IN9
hx[6] => Mod3.IN5
hx[6] => LessThan4.IN14
hx[6] => LessThan5.IN14
hx[6] => LessThan6.IN14
hx[6] => LessThan7.IN14
hx[6] => LessThan8.IN14
hx[6] => LessThan9.IN14
hx[6] => LessThan10.IN14
hx[6] => LessThan11.IN14
hx[6] => LessThan12.IN14
hx[6] => LessThan13.IN14
hx[6] => LessThan14.IN14
hx[6] => LessThan15.IN14
hx[6] => LessThan18.IN14
hx[6] => LessThan19.IN14
hx[6] => LessThan20.IN14
hx[6] => LessThan23.IN14
hx[6] => LessThan24.IN14
hx[6] => LessThan25.IN14
hx[6] => LessThan26.IN14
hx[6] => LessThan27.IN14
hx[6] => LessThan28.IN14
hx[6] => LessThan29.IN14
hx[6] => LessThan30.IN14
hx[6] => LessThan35.IN14
hx[6] => LessThan36.IN14
hx[6] => LessThan37.IN14
hx[6] => LessThan38.IN14
hx[6] => LessThan39.IN14
hx[6] => LessThan40.IN14
hx[6] => LessThan41.IN14
hx[6] => LessThan42.IN14
hx[6] => LessThan43.IN14
hx[6] => LessThan44.IN14
hx[6] => LessThan45.IN14
hx[6] => LessThan46.IN14
hx[6] => LessThan47.IN14
hx[6] => LessThan48.IN14
hx[6] => LessThan49.IN14
hx[6] => LessThan50.IN14
hx[6] => LessThan51.IN14
hx[6] => LessThan52.IN14
hx[6] => LessThan53.IN14
hx[6] => LessThan54.IN14
hx[6] => LessThan55.IN14
hx[6] => LessThan56.IN14
hx[6] => LessThan57.IN14
hx[6] => LessThan58.IN14
hx[6] => LessThan59.IN14
hx[6] => LessThan60.IN14
hx[6] => LessThan63.IN14
hx[6] => LessThan64.IN14
hx[6] => Equal1.IN4
hx[6] => Add67.IN2
hx[6] => Add68.IN5
hx[6] => Add69.IN2
hx[6] => Add70.IN5
hx[6] => Add71.IN3
hx[6] => Add72.IN5
hx[6] => Add73.IN2
hx[6] => Add74.IN2
hx[6] => Add75.IN1
hx[6] => Add76.IN1
hx[6] => Add77.IN5
hx[6] => Add78.IN5
hx[6] => Add79.IN6
hx[6] => Add80.IN2
hx[6] => Add81.IN2
hx[6] => Add82.IN6
hx[6] => Add83.IN2
hx[6] => Add84.IN2
hx[6] => Add85.IN2
hx[6] => Add86.IN2
hx[6] => Add87.IN4
hx[6] => Add88.IN5
hx[6] => Add89.IN5
hx[6] => Add90.IN6
hx[6] => Add91.IN3
hx[6] => Add92.IN3
hx[7] => LessThan2.IN13
hx[7] => LessThan3.IN13
hx[7] => Mod0.IN8
hx[7] => Mod3.IN4
hx[7] => LessThan4.IN13
hx[7] => LessThan5.IN13
hx[7] => LessThan6.IN13
hx[7] => LessThan7.IN13
hx[7] => LessThan8.IN13
hx[7] => LessThan9.IN13
hx[7] => LessThan10.IN13
hx[7] => LessThan11.IN13
hx[7] => LessThan12.IN13
hx[7] => LessThan13.IN13
hx[7] => LessThan14.IN13
hx[7] => LessThan15.IN13
hx[7] => LessThan18.IN13
hx[7] => LessThan19.IN13
hx[7] => LessThan20.IN13
hx[7] => LessThan23.IN13
hx[7] => LessThan24.IN13
hx[7] => LessThan25.IN13
hx[7] => LessThan26.IN13
hx[7] => LessThan27.IN13
hx[7] => LessThan28.IN13
hx[7] => LessThan29.IN13
hx[7] => LessThan30.IN13
hx[7] => LessThan35.IN13
hx[7] => LessThan36.IN13
hx[7] => LessThan37.IN13
hx[7] => LessThan38.IN13
hx[7] => LessThan39.IN13
hx[7] => LessThan40.IN13
hx[7] => LessThan41.IN13
hx[7] => LessThan42.IN13
hx[7] => LessThan43.IN13
hx[7] => LessThan44.IN13
hx[7] => LessThan45.IN13
hx[7] => LessThan46.IN13
hx[7] => LessThan47.IN13
hx[7] => LessThan48.IN13
hx[7] => LessThan49.IN13
hx[7] => LessThan50.IN13
hx[7] => LessThan51.IN13
hx[7] => LessThan52.IN13
hx[7] => LessThan53.IN13
hx[7] => LessThan54.IN13
hx[7] => LessThan55.IN13
hx[7] => LessThan56.IN13
hx[7] => LessThan57.IN13
hx[7] => LessThan58.IN13
hx[7] => LessThan59.IN13
hx[7] => LessThan60.IN13
hx[7] => LessThan63.IN13
hx[7] => LessThan64.IN13
hx[7] => Equal1.IN3
hx[7] => Add67.IN1
hx[7] => Add68.IN4
hx[7] => Add69.IN5
hx[7] => Add70.IN2
hx[7] => Add71.IN2
hx[7] => Add72.IN4
hx[7] => Add73.IN5
hx[7] => Add74.IN1
hx[7] => Add75.IN5
hx[7] => Add76.IN6
hx[7] => Add77.IN1
hx[7] => Add78.IN4
hx[7] => Add79.IN1
hx[7] => Add80.IN1
hx[7] => Add81.IN1
hx[7] => Add82.IN5
hx[7] => Add83.IN4
hx[7] => Add84.IN5
hx[7] => Add85.IN5
hx[7] => Add86.IN6
hx[7] => Add87.IN2
hx[7] => Add88.IN2
hx[7] => Add89.IN2
hx[7] => Add90.IN2
hx[7] => Add91.IN2
hx[7] => Add92.IN2
hx[8] => LessThan2.IN12
hx[8] => LessThan3.IN12
hx[8] => Mod0.IN7
hx[8] => Mod3.IN3
hx[8] => LessThan4.IN12
hx[8] => LessThan5.IN12
hx[8] => LessThan6.IN12
hx[8] => LessThan7.IN12
hx[8] => LessThan8.IN12
hx[8] => LessThan9.IN12
hx[8] => LessThan10.IN12
hx[8] => LessThan11.IN12
hx[8] => LessThan12.IN12
hx[8] => LessThan13.IN12
hx[8] => LessThan14.IN12
hx[8] => LessThan15.IN12
hx[8] => LessThan18.IN12
hx[8] => LessThan19.IN12
hx[8] => LessThan20.IN12
hx[8] => LessThan23.IN12
hx[8] => LessThan24.IN12
hx[8] => LessThan25.IN12
hx[8] => LessThan26.IN12
hx[8] => LessThan27.IN12
hx[8] => LessThan28.IN12
hx[8] => LessThan29.IN12
hx[8] => LessThan30.IN12
hx[8] => LessThan35.IN12
hx[8] => LessThan36.IN12
hx[8] => LessThan37.IN12
hx[8] => LessThan38.IN12
hx[8] => LessThan39.IN12
hx[8] => LessThan40.IN12
hx[8] => LessThan41.IN12
hx[8] => LessThan42.IN12
hx[8] => LessThan43.IN12
hx[8] => LessThan44.IN12
hx[8] => LessThan45.IN12
hx[8] => LessThan46.IN12
hx[8] => LessThan47.IN12
hx[8] => LessThan48.IN12
hx[8] => LessThan49.IN12
hx[8] => LessThan50.IN12
hx[8] => LessThan51.IN12
hx[8] => LessThan52.IN12
hx[8] => LessThan53.IN12
hx[8] => LessThan54.IN12
hx[8] => LessThan55.IN12
hx[8] => LessThan56.IN12
hx[8] => LessThan57.IN12
hx[8] => LessThan58.IN12
hx[8] => LessThan59.IN12
hx[8] => LessThan60.IN12
hx[8] => LessThan63.IN12
hx[8] => LessThan64.IN12
hx[8] => Equal1.IN2
hx[8] => Add67.IN5
hx[8] => Add68.IN1
hx[8] => Add69.IN1
hx[8] => Add70.IN1
hx[8] => Add71.IN1
hx[8] => Add72.IN3
hx[8] => Add73.IN4
hx[8] => Add74.IN6
hx[8] => Add75.IN4
hx[8] => Add76.IN5
hx[8] => Add77.IN4
hx[8] => Add78.IN1
hx[8] => Add79.IN5
hx[8] => Add80.IN5
hx[8] => Add81.IN6
hx[8] => Add82.IN1
hx[8] => Add83.IN1
hx[8] => Add84.IN1
hx[8] => Add85.IN1
hx[8] => Add86.IN1
hx[8] => Add87.IN1
hx[8] => Add88.IN1
hx[8] => Add89.IN1
hx[8] => Add90.IN1
hx[8] => Add91.IN1
hx[8] => Add92.IN1
hx[9] => LessThan2.IN11
hx[9] => LessThan3.IN11
hx[9] => Mod0.IN6
hx[9] => Mod3.IN2
hx[9] => LessThan4.IN11
hx[9] => LessThan5.IN11
hx[9] => LessThan6.IN11
hx[9] => LessThan7.IN11
hx[9] => LessThan8.IN11
hx[9] => LessThan9.IN11
hx[9] => LessThan10.IN11
hx[9] => LessThan11.IN11
hx[9] => LessThan12.IN11
hx[9] => LessThan13.IN11
hx[9] => LessThan14.IN11
hx[9] => LessThan15.IN11
hx[9] => LessThan18.IN11
hx[9] => LessThan19.IN11
hx[9] => LessThan20.IN11
hx[9] => LessThan23.IN11
hx[9] => LessThan24.IN11
hx[9] => LessThan25.IN11
hx[9] => LessThan26.IN11
hx[9] => LessThan27.IN11
hx[9] => LessThan28.IN11
hx[9] => LessThan29.IN11
hx[9] => LessThan30.IN11
hx[9] => LessThan35.IN11
hx[9] => LessThan36.IN11
hx[9] => LessThan37.IN11
hx[9] => LessThan38.IN11
hx[9] => LessThan39.IN11
hx[9] => LessThan40.IN11
hx[9] => LessThan41.IN11
hx[9] => LessThan42.IN11
hx[9] => LessThan43.IN11
hx[9] => LessThan44.IN11
hx[9] => LessThan45.IN11
hx[9] => LessThan46.IN11
hx[9] => LessThan47.IN11
hx[9] => LessThan48.IN11
hx[9] => LessThan49.IN11
hx[9] => LessThan50.IN11
hx[9] => LessThan51.IN11
hx[9] => LessThan52.IN11
hx[9] => LessThan53.IN11
hx[9] => LessThan54.IN11
hx[9] => LessThan55.IN11
hx[9] => LessThan56.IN11
hx[9] => LessThan57.IN11
hx[9] => LessThan58.IN11
hx[9] => LessThan59.IN11
hx[9] => LessThan60.IN11
hx[9] => LessThan63.IN11
hx[9] => LessThan64.IN11
hx[9] => Equal1.IN1
hx[9] => Add67.IN4
hx[9] => Add68.IN3
hx[9] => Add69.IN4
hx[9] => Add70.IN4
hx[9] => Add71.IN5
hx[9] => Add72.IN1
hx[9] => Add73.IN1
hx[9] => Add74.IN5
hx[9] => Add75.IN3
hx[9] => Add76.IN4
hx[9] => Add77.IN3
hx[9] => Add78.IN3
hx[9] => Add79.IN4
hx[9] => Add80.IN4
hx[9] => Add81.IN5
hx[9] => Add82.IN4
hx[9] => Add83.IN3
hx[9] => Add84.IN4
hx[9] => Add85.IN4
hx[9] => Add86.IN5
hx[9] => Add87.IN3
hx[9] => Add88.IN4
hx[9] => Add89.IN4
hx[9] => Add90.IN5
hx[9] => Add91.IN4
hx[9] => Add92.IN5
vy[0] => LessThan0.IN20
vy[0] => LessThan1.IN20
vy[0] => Mod1.IN11
vy[0] => Mod2.IN15
vy[0] => LessThan16.IN20
vy[0] => LessThan17.IN20
vy[0] => LessThan21.IN20
vy[0] => LessThan22.IN20
vy[0] => LessThan31.IN20
vy[0] => LessThan32.IN20
vy[0] => LessThan33.IN20
vy[0] => LessThan34.IN20
vy[0] => LessThan61.IN20
vy[0] => LessThan62.IN20
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add6.DATAB
vy[0] => add6.DATAB
vy[0] => add6.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add5.DATAB
vy[0] => add5.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[1] => LessThan0.IN19
vy[1] => LessThan1.IN19
vy[1] => Mod1.IN10
vy[1] => Mod2.IN14
vy[1] => LessThan16.IN19
vy[1] => LessThan17.IN19
vy[1] => LessThan21.IN19
vy[1] => LessThan22.IN19
vy[1] => LessThan31.IN19
vy[1] => LessThan32.IN19
vy[1] => LessThan33.IN19
vy[1] => LessThan34.IN19
vy[1] => LessThan61.IN19
vy[1] => LessThan62.IN19
vy[1] => Add6.IN18
vy[1] => Add21.IN18
vy[1] => Add51.IN18
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add6.DATAB
vy[1] => add6.DATAB
vy[1] => add6.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[2] => LessThan0.IN18
vy[2] => LessThan1.IN18
vy[2] => Mod1.IN9
vy[2] => Mod2.IN13
vy[2] => LessThan16.IN18
vy[2] => LessThan17.IN18
vy[2] => LessThan21.IN18
vy[2] => LessThan22.IN18
vy[2] => LessThan31.IN18
vy[2] => LessThan32.IN18
vy[2] => LessThan33.IN18
vy[2] => LessThan34.IN18
vy[2] => LessThan61.IN18
vy[2] => LessThan62.IN18
vy[2] => Add6.IN17
vy[2] => Add21.IN17
vy[2] => Add51.IN17
vy[2] => Add65.IN16
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[3] => LessThan0.IN17
vy[3] => LessThan1.IN17
vy[3] => Mod1.IN8
vy[3] => Mod2.IN12
vy[3] => LessThan16.IN17
vy[3] => LessThan17.IN17
vy[3] => LessThan21.IN17
vy[3] => LessThan22.IN17
vy[3] => LessThan31.IN17
vy[3] => LessThan32.IN17
vy[3] => LessThan33.IN17
vy[3] => LessThan34.IN17
vy[3] => LessThan61.IN17
vy[3] => LessThan62.IN17
vy[3] => Add6.IN16
vy[3] => Add21.IN16
vy[3] => Add23.IN14
vy[3] => Add38.IN14
vy[3] => Add40.IN14
vy[3] => Add51.IN16
vy[3] => Add55.IN14
vy[3] => Add65.IN15
vy[4] => LessThan0.IN16
vy[4] => LessThan1.IN16
vy[4] => Mod1.IN7
vy[4] => Mod2.IN11
vy[4] => LessThan16.IN16
vy[4] => LessThan17.IN16
vy[4] => LessThan21.IN16
vy[4] => LessThan22.IN16
vy[4] => LessThan31.IN16
vy[4] => LessThan32.IN16
vy[4] => LessThan33.IN16
vy[4] => LessThan34.IN16
vy[4] => LessThan61.IN16
vy[4] => LessThan62.IN16
vy[4] => Add6.IN15
vy[4] => Add21.IN15
vy[4] => Add23.IN13
vy[4] => Add38.IN13
vy[4] => Add40.IN13
vy[4] => Add51.IN15
vy[4] => Add55.IN13
vy[4] => Add65.IN14
vy[5] => LessThan0.IN15
vy[5] => LessThan1.IN15
vy[5] => Mod1.IN6
vy[5] => Mod2.IN10
vy[5] => LessThan16.IN15
vy[5] => LessThan17.IN15
vy[5] => LessThan21.IN15
vy[5] => LessThan22.IN15
vy[5] => LessThan31.IN15
vy[5] => LessThan32.IN15
vy[5] => LessThan33.IN15
vy[5] => LessThan34.IN15
vy[5] => LessThan61.IN15
vy[5] => LessThan62.IN15
vy[5] => Add6.IN14
vy[5] => Add21.IN14
vy[5] => Add23.IN12
vy[5] => Add38.IN12
vy[5] => Add40.IN12
vy[5] => Add51.IN14
vy[5] => Add55.IN12
vy[5] => Add65.IN13
vy[6] => LessThan0.IN14
vy[6] => LessThan1.IN14
vy[6] => Mod1.IN5
vy[6] => Add0.IN8
vy[6] => LessThan16.IN14
vy[6] => LessThan17.IN14
vy[6] => LessThan21.IN14
vy[6] => LessThan22.IN14
vy[6] => LessThan31.IN14
vy[6] => LessThan32.IN14
vy[6] => LessThan33.IN14
vy[6] => LessThan34.IN14
vy[6] => LessThan61.IN14
vy[6] => LessThan62.IN14
vy[6] => Add6.IN13
vy[6] => Add21.IN13
vy[6] => Add23.IN11
vy[6] => Add38.IN11
vy[6] => Add40.IN11
vy[6] => Add51.IN13
vy[6] => Add55.IN11
vy[6] => Add65.IN12
vy[7] => LessThan0.IN13
vy[7] => LessThan1.IN13
vy[7] => Mod1.IN4
vy[7] => Add0.IN7
vy[7] => LessThan16.IN13
vy[7] => LessThan17.IN13
vy[7] => LessThan21.IN13
vy[7] => LessThan22.IN13
vy[7] => LessThan31.IN13
vy[7] => LessThan32.IN13
vy[7] => LessThan33.IN13
vy[7] => LessThan34.IN13
vy[7] => LessThan61.IN13
vy[7] => LessThan62.IN13
vy[7] => Add6.IN12
vy[7] => Add21.IN12
vy[7] => Add23.IN10
vy[7] => Add38.IN10
vy[7] => Add40.IN10
vy[7] => Add51.IN12
vy[7] => Add55.IN10
vy[7] => Add65.IN11
vy[8] => LessThan0.IN12
vy[8] => LessThan1.IN12
vy[8] => Mod1.IN3
vy[8] => Add0.IN6
vy[8] => LessThan16.IN12
vy[8] => LessThan17.IN12
vy[8] => LessThan21.IN12
vy[8] => LessThan22.IN12
vy[8] => LessThan31.IN12
vy[8] => LessThan32.IN12
vy[8] => LessThan33.IN12
vy[8] => LessThan34.IN12
vy[8] => LessThan61.IN12
vy[8] => LessThan62.IN12
vy[8] => Add6.IN11
vy[8] => Add21.IN11
vy[8] => Add23.IN9
vy[8] => Add38.IN9
vy[8] => Add40.IN9
vy[8] => Add51.IN11
vy[8] => Add55.IN9
vy[8] => Add65.IN10
vy[9] => LessThan0.IN11
vy[9] => LessThan1.IN11
vy[9] => Mod1.IN2
vy[9] => Add0.IN5
vy[9] => LessThan16.IN11
vy[9] => LessThan17.IN11
vy[9] => LessThan21.IN11
vy[9] => LessThan22.IN11
vy[9] => LessThan31.IN11
vy[9] => LessThan32.IN11
vy[9] => LessThan33.IN11
vy[9] => LessThan34.IN11
vy[9] => LessThan61.IN11
vy[9] => LessThan62.IN11
vy[9] => Add6.IN10
vy[9] => Add21.IN10
vy[9] => Add23.IN8
vy[9] => Add38.IN8
vy[9] => Add40.IN8
vy[9] => Add51.IN10
vy[9] => Add55.IN8
vy[9] => Add65.IN9
RGB[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= g[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= g[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= g[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= g[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[12] <= g[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[13] <= g[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[14] <= g[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[15] <= g[7].DB_MAX_OUTPUT_PORT_TYPE
RGB[16] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[17] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[18] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[19] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[20] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[21] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[22] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[23] <= r[7].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|vga_control:vga_control|rom_title:U5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vog1:auto_generated.address_a[0]
address_a[1] => altsyncram_vog1:auto_generated.address_a[1]
address_a[2] => altsyncram_vog1:auto_generated.address_a[2]
address_a[3] => altsyncram_vog1:auto_generated.address_a[3]
address_a[4] => altsyncram_vog1:auto_generated.address_a[4]
address_a[5] => altsyncram_vog1:auto_generated.address_a[5]
address_a[6] => altsyncram_vog1:auto_generated.address_a[6]
address_a[7] => altsyncram_vog1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vog1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vog1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vog1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vog1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vog1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vog1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vog1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vog1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vog1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vog1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vog1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vog1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vog1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vog1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vog1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vog1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vog1:auto_generated.q_a[15]
q_a[16] <= altsyncram_vog1:auto_generated.q_a[16]
q_a[17] <= altsyncram_vog1:auto_generated.q_a[17]
q_a[18] <= altsyncram_vog1:auto_generated.q_a[18]
q_a[19] <= altsyncram_vog1:auto_generated.q_a[19]
q_a[20] <= altsyncram_vog1:auto_generated.q_a[20]
q_a[21] <= altsyncram_vog1:auto_generated.q_a[21]
q_a[22] <= altsyncram_vog1:auto_generated.q_a[22]
q_a[23] <= altsyncram_vog1:auto_generated.q_a[23]
q_a[24] <= altsyncram_vog1:auto_generated.q_a[24]
q_a[25] <= altsyncram_vog1:auto_generated.q_a[25]
q_a[26] <= altsyncram_vog1:auto_generated.q_a[26]
q_a[27] <= altsyncram_vog1:auto_generated.q_a[27]
q_a[28] <= altsyncram_vog1:auto_generated.q_a[28]
q_a[29] <= altsyncram_vog1:auto_generated.q_a[29]
q_a[30] <= altsyncram_vog1:auto_generated.q_a[30]
q_a[31] <= altsyncram_vog1:auto_generated.q_a[31]
q_a[32] <= altsyncram_vog1:auto_generated.q_a[32]
q_a[33] <= altsyncram_vog1:auto_generated.q_a[33]
q_a[34] <= altsyncram_vog1:auto_generated.q_a[34]
q_a[35] <= altsyncram_vog1:auto_generated.q_a[35]
q_a[36] <= altsyncram_vog1:auto_generated.q_a[36]
q_a[37] <= altsyncram_vog1:auto_generated.q_a[37]
q_a[38] <= altsyncram_vog1:auto_generated.q_a[38]
q_a[39] <= altsyncram_vog1:auto_generated.q_a[39]
q_a[40] <= altsyncram_vog1:auto_generated.q_a[40]
q_a[41] <= altsyncram_vog1:auto_generated.q_a[41]
q_a[42] <= altsyncram_vog1:auto_generated.q_a[42]
q_a[43] <= altsyncram_vog1:auto_generated.q_a[43]
q_a[44] <= altsyncram_vog1:auto_generated.q_a[44]
q_a[45] <= altsyncram_vog1:auto_generated.q_a[45]
q_a[46] <= altsyncram_vog1:auto_generated.q_a[46]
q_a[47] <= altsyncram_vog1:auto_generated.q_a[47]
q_a[48] <= altsyncram_vog1:auto_generated.q_a[48]
q_a[49] <= altsyncram_vog1:auto_generated.q_a[49]
q_a[50] <= altsyncram_vog1:auto_generated.q_a[50]
q_a[51] <= altsyncram_vog1:auto_generated.q_a[51]
q_a[52] <= altsyncram_vog1:auto_generated.q_a[52]
q_a[53] <= altsyncram_vog1:auto_generated.q_a[53]
q_a[54] <= altsyncram_vog1:auto_generated.q_a[54]
q_a[55] <= altsyncram_vog1:auto_generated.q_a[55]
q_a[56] <= altsyncram_vog1:auto_generated.q_a[56]
q_a[57] <= altsyncram_vog1:auto_generated.q_a[57]
q_a[58] <= altsyncram_vog1:auto_generated.q_a[58]
q_a[59] <= altsyncram_vog1:auto_generated.q_a[59]
q_a[60] <= altsyncram_vog1:auto_generated.q_a[60]
q_a[61] <= altsyncram_vog1:auto_generated.q_a[61]
q_a[62] <= altsyncram_vog1:auto_generated.q_a[62]
q_a[63] <= altsyncram_vog1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_vog1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|vga_top|vga_control:vga_control|rom_freq:U6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rkg1:auto_generated.address_a[0]
address_a[1] => altsyncram_rkg1:auto_generated.address_a[1]
address_a[2] => altsyncram_rkg1:auto_generated.address_a[2]
address_a[3] => altsyncram_rkg1:auto_generated.address_a[3]
address_a[4] => altsyncram_rkg1:auto_generated.address_a[4]
address_a[5] => altsyncram_rkg1:auto_generated.address_a[5]
address_a[6] => altsyncram_rkg1:auto_generated.address_a[6]
address_a[7] => altsyncram_rkg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rkg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rkg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rkg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rkg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rkg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rkg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rkg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rkg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rkg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rkg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rkg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rkg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rkg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rkg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rkg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rkg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rkg1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rkg1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rkg1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rkg1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rkg1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rkg1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rkg1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rkg1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rkg1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rkg1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rkg1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rkg1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rkg1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rkg1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rkg1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rkg1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rkg1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_rkg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|display_rom:U7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_g9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_g9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_g9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_g9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_g9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_g9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_g9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_g9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_g9g1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_g9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_g9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_g9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_g9g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_g9g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_g9g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_g9g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_g9g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_g9g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_g9g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_g9g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_g9g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|vga_top|vga_control:vga_control|rom_phase:U10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5ng1:auto_generated.address_a[0]
address_a[1] => altsyncram_5ng1:auto_generated.address_a[1]
address_a[2] => altsyncram_5ng1:auto_generated.address_a[2]
address_a[3] => altsyncram_5ng1:auto_generated.address_a[3]
address_a[4] => altsyncram_5ng1:auto_generated.address_a[4]
address_a[5] => altsyncram_5ng1:auto_generated.address_a[5]
address_a[6] => altsyncram_5ng1:auto_generated.address_a[6]
address_a[7] => altsyncram_5ng1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5ng1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ng1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ng1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ng1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ng1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ng1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ng1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ng1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ng1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ng1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5ng1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5ng1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5ng1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5ng1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5ng1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5ng1:auto_generated.q_a[15]
q_a[16] <= altsyncram_5ng1:auto_generated.q_a[16]
q_a[17] <= altsyncram_5ng1:auto_generated.q_a[17]
q_a[18] <= altsyncram_5ng1:auto_generated.q_a[18]
q_a[19] <= altsyncram_5ng1:auto_generated.q_a[19]
q_a[20] <= altsyncram_5ng1:auto_generated.q_a[20]
q_a[21] <= altsyncram_5ng1:auto_generated.q_a[21]
q_a[22] <= altsyncram_5ng1:auto_generated.q_a[22]
q_a[23] <= altsyncram_5ng1:auto_generated.q_a[23]
q_a[24] <= altsyncram_5ng1:auto_generated.q_a[24]
q_a[25] <= altsyncram_5ng1:auto_generated.q_a[25]
q_a[26] <= altsyncram_5ng1:auto_generated.q_a[26]
q_a[27] <= altsyncram_5ng1:auto_generated.q_a[27]
q_a[28] <= altsyncram_5ng1:auto_generated.q_a[28]
q_a[29] <= altsyncram_5ng1:auto_generated.q_a[29]
q_a[30] <= altsyncram_5ng1:auto_generated.q_a[30]
q_a[31] <= altsyncram_5ng1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_phase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|phrase_rom:U11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l6g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l6g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_l6g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_l6g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_l6g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_l6g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_l6g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_l6g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_l6g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_l6g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_l6g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_l6g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_l6g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_l6g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_l6g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_l6g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_l6g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_l6g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|freq_rom:U12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00g1:auto_generated.address_a[0]
address_a[1] => altsyncram_00g1:auto_generated.address_a[1]
address_a[2] => altsyncram_00g1:auto_generated.address_a[2]
address_a[3] => altsyncram_00g1:auto_generated.address_a[3]
address_a[4] => altsyncram_00g1:auto_generated.address_a[4]
address_a[5] => altsyncram_00g1:auto_generated.address_a[5]
address_a[6] => altsyncram_00g1:auto_generated.address_a[6]
address_a[7] => altsyncram_00g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_00g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_00g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_00g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_00g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_00g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_00g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_00g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_00g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_00g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_00g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_00g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_00g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_00g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_00g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_00g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_00g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_00g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_00g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_00g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_00g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_00g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_00g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_00g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_00g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_00g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_00g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_00g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_00g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_00g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_00g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_00g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_drive:vga_drive
clk => isReady.CLK
clk => vs_count[0].CLK
clk => vs_count[1].CLK
clk => vs_count[2].CLK
clk => vs_count[3].CLK
clk => vs_count[4].CLK
clk => vs_count[5].CLK
clk => vs_count[6].CLK
clk => vs_count[7].CLK
clk => vs_count[8].CLK
clk => vs_count[9].CLK
clk => vs_count[10].CLK
clk => hs_count[0].CLK
clk => hs_count[1].CLK
clk => hs_count[2].CLK
clk => hs_count[3].CLK
clk => hs_count[4].CLK
clk => hs_count[5].CLK
clk => hs_count[6].CLK
clk => hs_count[7].CLK
clk => hs_count[8].CLK
clk => hs_count[9].CLK
clk => hs_count[10].CLK
clk => VGA_CLK.DATAIN
rst_n => hs_count[0].ACLR
rst_n => hs_count[1].ACLR
rst_n => hs_count[2].ACLR
rst_n => hs_count[3].ACLR
rst_n => hs_count[4].ACLR
rst_n => hs_count[5].ACLR
rst_n => hs_count[6].ACLR
rst_n => hs_count[7].ACLR
rst_n => hs_count[8].ACLR
rst_n => hs_count[9].ACLR
rst_n => hs_count[10].ACLR
rst_n => vs_count[0].ACLR
rst_n => vs_count[1].ACLR
rst_n => vs_count[2].ACLR
rst_n => vs_count[3].ACLR
rst_n => vs_count[4].ACLR
rst_n => vs_count[5].ACLR
rst_n => vs_count[6].ACLR
rst_n => vs_count[7].ACLR
rst_n => vs_count[8].ACLR
rst_n => vs_count[9].ACLR
rst_n => vs_count[10].ACLR
rst_n => isReady.ACLR
RGB[0] => VGA_B[0].DATAIN
RGB[1] => VGA_B[1].DATAIN
RGB[2] => VGA_B[2].DATAIN
RGB[3] => VGA_B[3].DATAIN
RGB[4] => VGA_B[4].DATAIN
RGB[5] => VGA_B[5].DATAIN
RGB[6] => VGA_B[6].DATAIN
RGB[7] => VGA_B[7].DATAIN
RGB[8] => VGA_G[0].DATAIN
RGB[9] => VGA_G[1].DATAIN
RGB[10] => VGA_G[2].DATAIN
RGB[11] => VGA_G[3].DATAIN
RGB[12] => VGA_G[4].DATAIN
RGB[13] => VGA_G[5].DATAIN
RGB[14] => VGA_G[6].DATAIN
RGB[15] => VGA_G[7].DATAIN
RGB[16] => VGA_R[0].DATAIN
RGB[17] => VGA_R[1].DATAIN
RGB[18] => VGA_R[2].DATAIN
RGB[19] => VGA_R[3].DATAIN
RGB[20] => VGA_R[4].DATAIN
RGB[21] => VGA_R[5].DATAIN
RGB[22] => VGA_R[6].DATAIN
RGB[23] => VGA_R[7].DATAIN
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= RGB[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= RGB[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= RGB[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= RGB[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= RGB[20].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= RGB[21].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= RGB[22].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= RGB[23].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= RGB[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= RGB[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= RGB[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= RGB[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= RGB[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= RGB[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= RGB[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= RGB[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= RGB[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= RGB[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= RGB[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= RGB[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= RGB[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
hx[0] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[1] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[2] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[3] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[4] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[5] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[6] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[7] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[8] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[9] <= hx.DB_MAX_OUTPUT_PORT_TYPE
vy[0] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[1] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[2] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[3] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[4] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[5] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[6] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[7] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[8] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[9] <= vy.DB_MAX_OUTPUT_PORT_TYPE


