Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 27 13:52:38 2024
| Host         : CS152B-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: inst/clk_/reg_2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: inst/clk_/reg_500_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst/clk_/reg_8_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.639     -195.964                     31                   58        0.318        0.000                      0                   58        4.500        0.000                       0                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.639     -195.964                     31                   58        0.318        0.000                      0                   58        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -6.639ns,  Total Violation     -195.964ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.639ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 8.038ns (49.776%)  route 8.110ns (50.224%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.696    21.307    inst/clk_/counter[0]_i_1_n_0
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.517    14.858    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X65Y10         FDRE (Setup_fdre_C_R)       -0.429    14.668    inst/clk_/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -21.307    
  -------------------------------------------------------------------
                         slack                                 -6.639    

Slack (VIOLATED) :        -6.595ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 8.038ns (50.215%)  route 7.969ns (49.785%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.555    21.166    inst/clk_/counter[0]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  inst/clk_/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    14.856    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  inst/clk_/counter_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    inst/clk_/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                 -6.595    

Slack (VIOLATED) :        -6.595ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 8.038ns (50.215%)  route 7.969ns (49.785%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.555    21.166    inst/clk_/counter[0]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  inst/clk_/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    14.856    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  inst/clk_/counter_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    inst/clk_/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                 -6.595    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.068ns  (logic 8.038ns (50.025%)  route 8.030ns (49.975%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.615    21.226    inst/clk_/counter[0]_i_1_n_0
    SLICE_X65Y5          FDRE                                         r  inst/clk_/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.519    14.860    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y5          FDRE                                         r  inst/clk_/counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X65Y5          FDRE (Setup_fdre_C_R)       -0.429    14.670    inst/clk_/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -21.226    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.988ns  (logic 8.038ns (50.276%)  route 7.950ns (49.724%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.535    21.146    inst/clk_/counter[0]_i_1_n_0
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    14.855    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429    14.665    inst/clk_/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.988ns  (logic 8.038ns (50.276%)  route 7.950ns (49.724%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.535    21.146    inst/clk_/counter[0]_i_1_n_0
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    14.855    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429    14.665    inst/clk_/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.988ns  (logic 8.038ns (50.276%)  route 7.950ns (49.724%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.535    21.146    inst/clk_/counter[0]_i_1_n_0
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    14.855    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429    14.665    inst/clk_/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.988ns  (logic 8.038ns (50.276%)  route 7.950ns (49.724%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.535    21.146    inst/clk_/counter[0]_i_1_n_0
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    14.855    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429    14.665    inst/clk_/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.478ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.986ns  (logic 8.038ns (50.281%)  route 7.948ns (49.719%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.533    21.144    inst/clk_/counter[0]_i_1_n_0
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    14.856    inst/clk_/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y12         FDRE (Setup_fdre_C_R)       -0.429    14.666    inst/clk_/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -21.144    
  -------------------------------------------------------------------
                         slack                                 -6.478    

Slack (VIOLATED) :        -6.477ns  (required time - arrival time)
  Source:                 inst/clk_/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.983ns  (logic 8.038ns (50.290%)  route 7.945ns (49.710%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.158    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  inst/clk_/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  inst/clk_/counter_reg[5]/Q
                         net (fo=2, routed)           0.746     6.423    inst/clk_/counter_reg[5]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.079 r  inst/clk_/counter1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    inst/clk_/counter1_carry__1_i_1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  inst/clk_/counter1_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    inst/clk_/counter1_carry__2_i_1_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  inst/clk_/counter1_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    inst/clk_/counter1_carry__3_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 f  inst/clk_/counter1_carry__4_i_1/O[0]
                         net (fo=64, routed)          1.124     8.653    inst/clk_/p_0_in[17]
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.299     8.952 r  inst/clk_/counter1__56_carry__3_i_2/O
                         net (fo=3, routed)           0.713     9.664    inst/clk_/counter1__56_carry__3_i_2_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.062 r  inst/clk_/counter1__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.062    inst/clk_/counter1__56_carry__3_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.284 r  inst/clk_/counter1__56_carry__4/O[0]
                         net (fo=3, routed)           0.434    10.718    inst/clk_/counter1__56_carry__4_n_7
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.299    11.017 r  inst/clk_/counter1__122_carry__4_i_3/O
                         net (fo=1, routed)           0.670    11.687    inst/clk_/counter1__122_carry__4_i_3_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.194 r  inst/clk_/counter1__122_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.194    inst/clk_/counter1__122_carry__4_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.416 r  inst/clk_/counter1__122_carry__5/O[0]
                         net (fo=10, routed)          1.205    13.621    inst/clk_/counter1__122_carry__5_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.299    13.920 r  inst/clk_/counter1__201_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.920    inst/clk_/counter1__201_carry__0_i_7_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.500 r  inst/clk_/counter1__201_carry__0/O[2]
                         net (fo=1, routed)           0.549    15.049    inst/clk_/counter1__201_carry__0_n_5
    SLICE_X61Y12         LUT2 (Prop_lut2_I1_O)        0.302    15.351 r  inst/clk_/counter1__233_carry_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst/clk_/counter1__233_carry_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.752 r  inst/clk_/counter1__233_carry/CO[3]
                         net (fo=1, routed)           0.000    15.752    inst/clk_/counter1__233_carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.974 r  inst/clk_/counter1__233_carry__0/O[0]
                         net (fo=1, routed)           0.467    16.441    inst/clk_/counter1__233_carry__0_n_7
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.299    16.740 r  inst/clk_/counter1__257_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.740    inst/clk_/counter1__257_carry__2_i_3_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inst/clk_/counter1__257_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.290    inst/clk_/counter1__257_carry__2_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.512 r  inst/clk_/counter1__257_carry__3/O[0]
                         net (fo=2, routed)           0.611    18.123    inst/clk_/counter1__257_carry__3_n_7
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    18.823 r  inst/clk_/counter1__304_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.823    inst/clk_/counter1__304_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.094 f  inst/clk_/counter1__304_carry__2/CO[0]
                         net (fo=2, routed)           0.303    19.397    inst/clk_/counter1__304_carry__2_n_3
    SLICE_X65Y15         LUT4 (Prop_lut4_I2_O)        0.373    19.770 f  inst/clk_/counter[0]_i_9/O
                         net (fo=1, routed)           0.292    20.062    inst/clk_/counter[0]_i_9_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I1_O)        0.124    20.186 r  inst/clk_/counter[0]_i_4/O
                         net (fo=2, routed)           0.301    20.487    inst/clk_/counter[0]_i_4_n_0
    SLICE_X65Y13         LUT4 (Prop_lut4_I2_O)        0.124    20.611 r  inst/clk_/counter[0]_i_1/O
                         net (fo=27, routed)          0.531    21.142    inst/clk_/counter[0]_i_1_n_0
    SLICE_X63Y14         FDRE                                         r  inst/clk_/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    14.855    inst/clk_/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  inst/clk_/counter_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y14         FDRE (Setup_fdre_C_R)       -0.429    14.665    inst/clk_/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 -6.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.509%)  route 0.223ns (54.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.593     1.476    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  inst/clk_/counter_reg[0]/Q
                         net (fo=65, routed)          0.223     1.840    inst/clk_/counter_reg[0]
    SLICE_X65Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  inst/clk_/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.885    inst/clk_/p_0_in[0]
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.864     1.991    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.091     1.567    inst/clk_/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/reg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.975%)  route 0.396ns (68.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.593     1.476    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  inst/clk_/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst/clk_/counter_reg[0]/Q
                         net (fo=65, routed)          0.396     2.013    inst/clk_/counter_reg[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I3_O)        0.045     2.058 r  inst/clk_/reg_2_i_1/O
                         net (fo=1, routed)           0.000     2.058    inst/clk_/reg_2_i_1_n_0
    SLICE_X60Y11         FDRE                                         r  inst/clk_/reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    inst/clk_/clk_IBUF_BUFG
    SLICE_X60Y11         FDRE                                         r  inst/clk_/reg_2_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.121     1.632    inst/clk_/reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 inst/clk_/reg_500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/reg_500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.690%)  route 0.440ns (70.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    inst/clk_/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  inst/clk_/reg_500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst/clk_/reg_500_reg/Q
                         net (fo=11, routed)          0.440     2.027    inst/clk_/CLK
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.072 r  inst/clk_/reg_500_i_1/O
                         net (fo=1, routed)           0.000     2.072    inst/clk_/reg_500_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  inst/clk_/reg_500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    inst/clk_/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  inst/clk_/reg_500_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    inst/clk_/reg_500_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.279ns (50.290%)  route 0.276ns (49.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst/clk_/counter_reg[20]/Q
                         net (fo=2, routed)           0.158     1.796    inst/clk_/counter_reg[20]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  inst/clk_/counter1__57_carry__4/O[0]
                         net (fo=1, routed)           0.118     2.029    inst/clk_/counter1__57_carry__4_n_7
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[20]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.016     1.490    inst/clk_/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.251ns (44.219%)  route 0.317ns (55.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.477    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  inst/clk_/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst/clk_/counter_reg[2]/Q
                         net (fo=2, routed)           0.155     1.773    inst/clk_/counter_reg[2]
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  inst/clk_/counter1__57_carry/O[2]
                         net (fo=1, routed)           0.161     2.045    inst/clk_/counter1__57_carry_n_5
    SLICE_X65Y7          FDRE                                         r  inst/clk_/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.865     1.992    inst/clk_/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  inst/clk_/counter_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)        -0.002     1.475    inst/clk_/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.250ns (41.926%)  route 0.346ns (58.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    inst/clk_/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst/clk_/counter_reg[19]/Q
                         net (fo=2, routed)           0.164     1.780    inst/clk_/counter_reg[19]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.889 r  inst/clk_/counter1__57_carry__3/O[3]
                         net (fo=1, routed)           0.182     2.071    inst/clk_/counter1__57_carry__3_n_4
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.989    inst/clk_/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)        -0.007     1.468    inst/clk_/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.314ns (49.066%)  route 0.326ns (50.934%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  inst/clk_/counter_reg[20]/Q
                         net (fo=2, routed)           0.158     1.796    inst/clk_/counter_reg[20]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.946 r  inst/clk_/counter1__57_carry__4/O[1]
                         net (fo=1, routed)           0.168     2.114    inst/clk_/counter1__57_carry__4_n_6
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[21]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.013     1.487    inst/clk_/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.291ns (42.512%)  route 0.394ns (57.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst/clk_/counter_reg[16]/Q
                         net (fo=2, routed)           0.225     1.840    inst/clk_/counter_reg[16]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.990 r  inst/clk_/counter1__57_carry__3/O[1]
                         net (fo=1, routed)           0.168     2.159    inst/clk_/counter1__57_carry__3_n_6
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    inst/clk_/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  inst/clk_/counter_reg[17]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.015     1.489    inst/clk_/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.361ns (51.665%)  route 0.338ns (48.335%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.592     1.475    inst/clk_/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  inst/clk_/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst/clk_/counter_reg[19]/Q
                         net (fo=2, routed)           0.164     1.780    inst/clk_/counter_reg[19]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.934 r  inst/clk_/counter1__57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.934    inst/clk_/counter1__57_carry__3_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  inst/clk_/counter1__57_carry__4/O[2]
                         net (fo=1, routed)           0.174     2.174    inst/clk_/counter1__57_carry__4_n_5
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[22]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.001     1.490    inst/clk_/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inst/clk_/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/clk_/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.313ns (46.166%)  route 0.365ns (53.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  inst/clk_/counter_reg[25]/Q
                         net (fo=2, routed)           0.189     1.811    inst/clk_/counter_reg[25]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.165     1.976 r  inst/clk_/counter1__57_carry__5/O[1]
                         net (fo=1, routed)           0.176     2.152    inst/clk_/counter1__57_carry__5_n_6
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    inst/clk_/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  inst/clk_/counter_reg[25]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)        -0.010     1.464    inst/clk_/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.688    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    inst/clk_/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    inst/clk_/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   inst/clk_/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    inst/clk_/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   inst/clk_/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y14   inst/clk_/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    inst/clk_/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    inst/clk_/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   inst/clk_/reg_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   inst/clk_/reg_500_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    inst/clk_/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    inst/clk_/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    inst/clk_/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   inst/clk_/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    inst/clk_/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    inst/clk_/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   inst/clk_/reg_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   inst/clk_/reg_8_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y5    inst/clk_/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    inst/clk_/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    inst/clk_/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    inst/clk_/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   inst/clk_/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y14   inst/clk_/counter_reg[7]/C



