// Seed: 2051877859
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      {-1, id_3, 1 - {1'b0 == 1, 1}} = -1;
    end
  end
  wire id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd56,
    parameter id_1  = 32'd43,
    parameter id_10 = 32'd91,
    parameter id_11 = 32'd27,
    parameter id_2  = 32'd65
) (
    input supply0 _id_0,
    input uwire _id_1,
    output wand _id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    output uwire id_9,
    input wand _id_10,
    input uwire _id_11
);
  wire [id_0 : (  id_11  )] id_13 = id_10;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  logic [id_1 : id_2] id_14;
  assign id_7 = id_3.id_5;
  wire [~  id_10 : 1] id_15 = -1;
  wire id_16 = id_0;
  parameter id_17 = -1'b0;
endmodule
