{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543317209610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543317209612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 16:43:29 2018 " "Processing started: Tue Nov 27 16:43:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543317209612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317209612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317209612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543317210029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543317210029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_prototype " "Found design unit 1: FSM-FSM_prototype" {  } { { "FSM.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229988 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/FSM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ir-behave " "Found design unit 1: and_ir-behave" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/and_ir.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229990 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ir " "Found entity 1: and_ir" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/and_ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zp-behave " "Found design unit 1: zp-behave" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/zp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229991 ""} { "Info" "ISGN_ENTITY_NAME" "1 zp " "Found entity 1: zp" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/zp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-behave " "Found design unit 1: SE10-behave" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229992 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaveReg " "Found design unit 1: RegisterBank-behaveReg" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229993 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behave " "Found design unit 1: instr_reg-behave" {  } { { "instr_reg.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/instr_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229994 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/instr_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-mem_prototype " "Found design unit 1: mem-mem_prototype" {  } { { "mem.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229995 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229996 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-behave " "Found design unit 1: SE7-behave" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229997 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 penc-behave " "Found design unit 1: penc-behave" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/penc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229998 ""} { "Info" "ISGN_ENTITY_NAME" "1 penc " "Found entity 1: penc" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/penc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229999 ""} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317229999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317229999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317230000 ""} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317230000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317230000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Flames " "Found design unit 1: ALU-Flames" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317230001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317230001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317230001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543317230102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_z DUT.vhd(131) " "Verilog HDL or VHDL warning at DUT.vhd(131): object \"alu_z\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r0_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r1_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r2_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r3_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r4_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r6_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r7_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317230106 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:a0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:a0\"" {  } { { "DUT.vhd" "a0" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:a1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:a1\"" {  } { { "DUT.vhd" "a1" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230112 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out1 ALU.vhd(84) " "VHDL Process Statement warning at ALU.vhd(84): signal \"alu_out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543317230113 "|DUT|ALU:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ir and_ir:a2 " "Elaborating entity \"and_ir\" for hierarchy \"and_ir:a2\"" {  } { { "DUT.vhd" "a2" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:a3 " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:a3\"" {  } { { "DUT.vhd" "a3" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:a4 " "Elaborating entity \"mem\" for hierarchy \"mem:a4\"" {  } { { "DUT.vhd" "a4" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "penc penc:a5 " "Elaborating entity \"penc\" for hierarchy \"penc:a5\"" {  } { { "DUT.vhd" "a5" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:a6 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:a6\"" {  } { { "DUT.vhd" "a6" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230120 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000000001001\" 14 16 RegisterBank.vhd(65) " "VHDL Expression error at RegisterBank.vhd(65): expression \"\"00000000001001\"\" has 14 elements ; expected 16 elements." {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 65 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1543317230123 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RegisterBank:a6 " "Can't elaborate user hierarchy \"RegisterBank:a6\"" {  } { { "DUT.vhd" "a6" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 164 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317230125 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543317230286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 16:43:50 2018 " "Processing ended: Tue Nov 27 16:43:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543317230286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543317230286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543317230286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317230286 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317264291 ""}
