
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6b0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800b838  0800b838  0000c838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcc4  0800bcc4  0000d22c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bcc4  0800bcc4  0000ccc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bccc  0800bccc  0000d22c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bccc  0800bccc  0000cccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bcd0  0800bcd0  0000ccd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0800bcd4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019b4  20000230  0800bf00  0000d230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001be4  0800bf00  0000dbe4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d22c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001afb4  00000000  00000000  0000d255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ba6  00000000  00000000  00028209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  0002cdb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011bc  00000000  00000000  0002e4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023943  00000000  00000000  0002f6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea39  00000000  00000000  00052fef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c40f2  00000000  00000000  00071a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135b1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065f8  00000000  00000000  00135b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0013c158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000230 	.word	0x20000230
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b820 	.word	0x0800b820

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000234 	.word	0x20000234
 80001c4:	0800b820 	.word	0x0800b820

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	@ 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_dmul>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000562:	bf1d      	ittte	ne
 8000564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000568:	ea94 0f0c 	teqne	r4, ip
 800056c:	ea95 0f0c 	teqne	r5, ip
 8000570:	f000 f8de 	bleq	8000730 <__aeabi_dmul+0x1dc>
 8000574:	442c      	add	r4, r5
 8000576:	ea81 0603 	eor.w	r6, r1, r3
 800057a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000586:	bf18      	it	ne
 8000588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800058c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000594:	d038      	beq.n	8000608 <__aeabi_dmul+0xb4>
 8000596:	fba0 ce02 	umull	ip, lr, r0, r2
 800059a:	f04f 0500 	mov.w	r5, #0
 800059e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005aa:	f04f 0600 	mov.w	r6, #0
 80005ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b2:	f09c 0f00 	teq	ip, #0
 80005b6:	bf18      	it	ne
 80005b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c8:	d204      	bcs.n	80005d4 <__aeabi_dmul+0x80>
 80005ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ce:	416d      	adcs	r5, r5
 80005d0:	eb46 0606 	adc.w	r6, r6, r6
 80005d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005ec:	bf88      	it	hi
 80005ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f2:	d81e      	bhi.n	8000632 <__aeabi_dmul+0xde>
 80005f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f8:	bf08      	it	eq
 80005fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fe:	f150 0000 	adcs.w	r0, r0, #0
 8000602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800060c:	ea46 0101 	orr.w	r1, r6, r1
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	ea81 0103 	eor.w	r1, r1, r3
 8000618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800061c:	bfc2      	ittt	gt
 800061e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000626:	bd70      	popgt	{r4, r5, r6, pc}
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f04f 0e00 	mov.w	lr, #0
 8000630:	3c01      	subs	r4, #1
 8000632:	f300 80ab 	bgt.w	800078c <__aeabi_dmul+0x238>
 8000636:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063a:	bfde      	ittt	le
 800063c:	2000      	movle	r0, #0
 800063e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000642:	bd70      	pople	{r4, r5, r6, pc}
 8000644:	f1c4 0400 	rsb	r4, r4, #0
 8000648:	3c20      	subs	r4, #32
 800064a:	da35      	bge.n	80006b8 <__aeabi_dmul+0x164>
 800064c:	340c      	adds	r4, #12
 800064e:	dc1b      	bgt.n	8000688 <__aeabi_dmul+0x134>
 8000650:	f104 0414 	add.w	r4, r4, #20
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f305 	lsl.w	r3, r0, r5
 800065c:	fa20 f004 	lsr.w	r0, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000674:	fa21 f604 	lsr.w	r6, r1, r4
 8000678:	eb42 0106 	adc.w	r1, r2, r6
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f1c4 040c 	rsb	r4, r4, #12
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f304 	lsl.w	r3, r0, r4
 8000694:	fa20 f005 	lsr.w	r0, r0, r5
 8000698:	fa01 f204 	lsl.w	r2, r1, r4
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	f141 0100 	adc.w	r1, r1, #0
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f205 	lsl.w	r2, r0, r5
 80006c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c4:	fa20 f304 	lsr.w	r3, r0, r4
 80006c8:	fa01 f205 	lsl.w	r2, r1, r5
 80006cc:	ea43 0302 	orr.w	r3, r3, r2
 80006d0:	fa21 f004 	lsr.w	r0, r1, r4
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	fa21 f204 	lsr.w	r2, r1, r4
 80006dc:	ea20 0002 	bic.w	r0, r0, r2
 80006e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f094 0f00 	teq	r4, #0
 80006f4:	d10f      	bne.n	8000716 <__aeabi_dmul+0x1c2>
 80006f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fa:	0040      	lsls	r0, r0, #1
 80006fc:	eb41 0101 	adc.w	r1, r1, r1
 8000700:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000704:	bf08      	it	eq
 8000706:	3c01      	subeq	r4, #1
 8000708:	d0f7      	beq.n	80006fa <__aeabi_dmul+0x1a6>
 800070a:	ea41 0106 	orr.w	r1, r1, r6
 800070e:	f095 0f00 	teq	r5, #0
 8000712:	bf18      	it	ne
 8000714:	4770      	bxne	lr
 8000716:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071a:	0052      	lsls	r2, r2, #1
 800071c:	eb43 0303 	adc.w	r3, r3, r3
 8000720:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3d01      	subeq	r5, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1c6>
 800072a:	ea43 0306 	orr.w	r3, r3, r6
 800072e:	4770      	bx	lr
 8000730:	ea94 0f0c 	teq	r4, ip
 8000734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000738:	bf18      	it	ne
 800073a:	ea95 0f0c 	teqne	r5, ip
 800073e:	d00c      	beq.n	800075a <__aeabi_dmul+0x206>
 8000740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000744:	bf18      	it	ne
 8000746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074a:	d1d1      	bne.n	80006f0 <__aeabi_dmul+0x19c>
 800074c:	ea81 0103 	eor.w	r1, r1, r3
 8000750:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075e:	bf06      	itte	eq
 8000760:	4610      	moveq	r0, r2
 8000762:	4619      	moveq	r1, r3
 8000764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000768:	d019      	beq.n	800079e <__aeabi_dmul+0x24a>
 800076a:	ea94 0f0c 	teq	r4, ip
 800076e:	d102      	bne.n	8000776 <__aeabi_dmul+0x222>
 8000770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000774:	d113      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000776:	ea95 0f0c 	teq	r5, ip
 800077a:	d105      	bne.n	8000788 <__aeabi_dmul+0x234>
 800077c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000780:	bf1c      	itt	ne
 8000782:	4610      	movne	r0, r2
 8000784:	4619      	movne	r1, r3
 8000786:	d10a      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000794:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <__aeabi_ddiv>:
 80007a8:	b570      	push	{r4, r5, r6, lr}
 80007aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b6:	bf1d      	ittte	ne
 80007b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007bc:	ea94 0f0c 	teqne	r4, ip
 80007c0:	ea95 0f0c 	teqne	r5, ip
 80007c4:	f000 f8a7 	bleq	8000916 <__aeabi_ddiv+0x16e>
 80007c8:	eba4 0405 	sub.w	r4, r4, r5
 80007cc:	ea81 0e03 	eor.w	lr, r1, r3
 80007d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d8:	f000 8088 	beq.w	80008ec <__aeabi_ddiv+0x144>
 80007dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000800:	429d      	cmp	r5, r3
 8000802:	bf08      	it	eq
 8000804:	4296      	cmpeq	r6, r2
 8000806:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080e:	d202      	bcs.n	8000816 <__aeabi_ddiv+0x6e>
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	1ab6      	subs	r6, r6, r2
 8000818:	eb65 0503 	sbc.w	r5, r5, r3
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000826:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 000c 	orrcs.w	r0, r0, ip
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000884:	ea55 0e06 	orrs.w	lr, r5, r6
 8000888:	d018      	beq.n	80008bc <__aeabi_ddiv+0x114>
 800088a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000892:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a6:	d1c0      	bne.n	800082a <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	d10b      	bne.n	80008c6 <__aeabi_ddiv+0x11e>
 80008ae:	ea41 0100 	orr.w	r1, r1, r0
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ba:	e7b6      	b.n	800082a <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf04      	itt	eq
 80008c2:	4301      	orreq	r1, r0
 80008c4:	2000      	moveq	r0, #0
 80008c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ca:	bf88      	it	hi
 80008cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d0:	f63f aeaf 	bhi.w	8000632 <__aeabi_dmul+0xde>
 80008d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d8:	bf04      	itt	eq
 80008da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e2:	f150 0000 	adcs.w	r0, r0, #0
 80008e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f8:	bfc2      	ittt	gt
 80008fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000902:	bd70      	popgt	{r4, r5, r6, pc}
 8000904:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000908:	f04f 0e00 	mov.w	lr, #0
 800090c:	3c01      	subs	r4, #1
 800090e:	e690      	b.n	8000632 <__aeabi_dmul+0xde>
 8000910:	ea45 0e06 	orr.w	lr, r5, r6
 8000914:	e68d      	b.n	8000632 <__aeabi_dmul+0xde>
 8000916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091a:	ea94 0f0c 	teq	r4, ip
 800091e:	bf08      	it	eq
 8000920:	ea95 0f0c 	teqeq	r5, ip
 8000924:	f43f af3b 	beq.w	800079e <__aeabi_dmul+0x24a>
 8000928:	ea94 0f0c 	teq	r4, ip
 800092c:	d10a      	bne.n	8000944 <__aeabi_ddiv+0x19c>
 800092e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000932:	f47f af34 	bne.w	800079e <__aeabi_dmul+0x24a>
 8000936:	ea95 0f0c 	teq	r5, ip
 800093a:	f47f af25 	bne.w	8000788 <__aeabi_dmul+0x234>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e72c      	b.n	800079e <__aeabi_dmul+0x24a>
 8000944:	ea95 0f0c 	teq	r5, ip
 8000948:	d106      	bne.n	8000958 <__aeabi_ddiv+0x1b0>
 800094a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094e:	f43f aefd 	beq.w	800074c <__aeabi_dmul+0x1f8>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e722      	b.n	800079e <__aeabi_dmul+0x24a>
 8000958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800095c:	bf18      	it	ne
 800095e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000962:	f47f aec5 	bne.w	80006f0 <__aeabi_dmul+0x19c>
 8000966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096a:	f47f af0d 	bne.w	8000788 <__aeabi_dmul+0x234>
 800096e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000972:	f47f aeeb 	bne.w	800074c <__aeabi_dmul+0x1f8>
 8000976:	e712      	b.n	800079e <__aeabi_dmul+0x24a>

08000978 <__aeabi_d2uiz>:
 8000978:	004a      	lsls	r2, r1, #1
 800097a:	d211      	bcs.n	80009a0 <__aeabi_d2uiz+0x28>
 800097c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000980:	d211      	bcs.n	80009a6 <__aeabi_d2uiz+0x2e>
 8000982:	d50d      	bpl.n	80009a0 <__aeabi_d2uiz+0x28>
 8000984:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000988:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800098c:	d40e      	bmi.n	80009ac <__aeabi_d2uiz+0x34>
 800098e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000996:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099a:	fa23 f002 	lsr.w	r0, r3, r2
 800099e:	4770      	bx	lr
 80009a0:	f04f 0000 	mov.w	r0, #0
 80009a4:	4770      	bx	lr
 80009a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009aa:	d102      	bne.n	80009b2 <__aeabi_d2uiz+0x3a>
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295
 80009b0:	4770      	bx	lr
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	4770      	bx	lr

080009b8 <__aeabi_d2f>:
 80009b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c0:	bf24      	itt	cs
 80009c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ca:	d90d      	bls.n	80009e8 <__aeabi_d2f+0x30>
 80009cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e0:	bf08      	it	eq
 80009e2:	f020 0001 	biceq.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009ec:	d121      	bne.n	8000a32 <__aeabi_d2f+0x7a>
 80009ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f2:	bfbc      	itt	lt
 80009f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	4770      	bxlt	lr
 80009fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a02:	f1c2 0218 	rsb	r2, r2, #24
 8000a06:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a12:	bf18      	it	ne
 8000a14:	f040 0001 	orrne.w	r0, r0, #1
 8000a18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a24:	ea40 000c 	orr.w	r0, r0, ip
 8000a28:	fa23 f302 	lsr.w	r3, r3, r2
 8000a2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a30:	e7cc      	b.n	80009cc <__aeabi_d2f+0x14>
 8000a32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a36:	d107      	bne.n	8000a48 <__aeabi_d2f+0x90>
 8000a38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a3c:	bf1e      	ittt	ne
 8000a3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a46:	4770      	bxne	lr
 8000a48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__gesf2>:
 8000a58:	f04f 3cff 	mov.w	ip, #4294967295
 8000a5c:	e006      	b.n	8000a6c <__cmpsf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__lesf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	e002      	b.n	8000a6c <__cmpsf2+0x4>
 8000a66:	bf00      	nop

08000a68 <__cmpsf2>:
 8000a68:	f04f 0c01 	mov.w	ip, #1
 8000a6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d011      	beq.n	8000aa8 <__cmpsf2+0x40>
 8000a84:	b001      	add	sp, #4
 8000a86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a8a:	bf18      	it	ne
 8000a8c:	ea90 0f01 	teqne	r0, r1
 8000a90:	bf58      	it	pl
 8000a92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a96:	bf88      	it	hi
 8000a98:	17c8      	asrhi	r0, r1, #31
 8000a9a:	bf38      	it	cc
 8000a9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000aa0:	bf18      	it	ne
 8000aa2:	f040 0001 	orrne.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	d102      	bne.n	8000ab4 <__cmpsf2+0x4c>
 8000aae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ab2:	d105      	bne.n	8000ac0 <__cmpsf2+0x58>
 8000ab4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ab8:	d1e4      	bne.n	8000a84 <__cmpsf2+0x1c>
 8000aba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000abe:	d0e1      	beq.n	8000a84 <__cmpsf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cfrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4608      	mov	r0, r1
 8000acc:	4661      	mov	r1, ip
 8000ace:	e7ff      	b.n	8000ad0 <__aeabi_cfcmpeq>

08000ad0 <__aeabi_cfcmpeq>:
 8000ad0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ad2:	f7ff ffc9 	bl	8000a68 <__cmpsf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ae0 <__aeabi_fcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffd2 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc8 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b98c 	b.w	8000e74 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	468e      	mov	lr, r1
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	4688      	mov	r8, r1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d14a      	bne.n	8000c1a <__udivmoddi4+0xa6>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d962      	bls.n	8000c50 <__udivmoddi4+0xdc>
 8000b8a:	fab2 f682 	clz	r6, r2
 8000b8e:	b14e      	cbz	r6, 8000ba4 <__udivmoddi4+0x30>
 8000b90:	f1c6 0320 	rsb	r3, r6, #32
 8000b94:	fa01 f806 	lsl.w	r8, r1, r6
 8000b98:	fa20 f303 	lsr.w	r3, r0, r3
 8000b9c:	40b7      	lsls	r7, r6
 8000b9e:	ea43 0808 	orr.w	r8, r3, r8
 8000ba2:	40b4      	lsls	r4, r6
 8000ba4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bb4:	fb01 f20c 	mul.w	r2, r1, ip
 8000bb8:	0c23      	lsrs	r3, r4, #16
 8000bba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d909      	bls.n	8000bd6 <__udivmoddi4+0x62>
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bc8:	f080 80eb 	bcs.w	8000da2 <__udivmoddi4+0x22e>
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	f240 80e8 	bls.w	8000da2 <__udivmoddi4+0x22e>
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	443b      	add	r3, r7
 8000bd6:	1a9a      	subs	r2, r3, r2
 8000bd8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bdc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000be0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bea:	459c      	cmp	ip, r3
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0x8e>
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf4:	f080 80d7 	bcs.w	8000da6 <__udivmoddi4+0x232>
 8000bf8:	459c      	cmp	ip, r3
 8000bfa:	f240 80d4 	bls.w	8000da6 <__udivmoddi4+0x232>
 8000bfe:	443b      	add	r3, r7
 8000c00:	3802      	subs	r0, #2
 8000c02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c06:	2100      	movs	r1, #0
 8000c08:	eba3 030c 	sub.w	r3, r3, ip
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa2>
 8000c0e:	2200      	movs	r2, #0
 8000c10:	40f3      	lsrs	r3, r6
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xb6>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb0>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x14c>
 8000c32:	4573      	cmp	r3, lr
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xc8>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 8108 	bhi.w	8000e4c <__udivmoddi4+0x2d8>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	4690      	mov	r8, r2
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d0e5      	beq.n	8000c16 <__udivmoddi4+0xa2>
 8000c4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c4e:	e7e2      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	f000 8091 	beq.w	8000d78 <__udivmoddi4+0x204>
 8000c56:	fab2 f682 	clz	r6, r2
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f040 80a5 	bne.w	8000daa <__udivmoddi4+0x236>
 8000c60:	1a8a      	subs	r2, r1, r2
 8000c62:	2101      	movs	r1, #1
 8000c64:	0c03      	lsrs	r3, r0, #16
 8000c66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6a:	b280      	uxth	r0, r0
 8000c6c:	b2bc      	uxth	r4, r7
 8000c6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d907      	bls.n	8000c92 <__udivmoddi4+0x11e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c88:	d202      	bcs.n	8000c90 <__udivmoddi4+0x11c>
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	f200 80e3 	bhi.w	8000e56 <__udivmoddi4+0x2e2>
 8000c90:	46c4      	mov	ip, r8
 8000c92:	1a9b      	subs	r3, r3, r2
 8000c94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c9c:	fb02 f404 	mul.w	r4, r2, r4
 8000ca0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ca4:	429c      	cmp	r4, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x144>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x142>
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2dc>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	1b1b      	subs	r3, r3, r4
 8000cba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x98>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cd4:	fbba f8f9 	udiv	r8, sl, r9
 8000cd8:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fb09 aa18 	mls	sl, r9, r8, sl
 8000ce4:	fa1f fc87 	uxth.w	ip, r7
 8000ce8:	ea43 030e 	orr.w	r3, r3, lr
 8000cec:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cf0:	fb08 f00c 	mul.w	r0, r8, ip
 8000cf4:	0c1c      	lsrs	r4, r3, #16
 8000cf6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x1a4>
 8000d02:	193c      	adds	r4, r7, r4
 8000d04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d08:	f080 809e 	bcs.w	8000e48 <__udivmoddi4+0x2d4>
 8000d0c:	42a0      	cmp	r0, r4
 8000d0e:	f240 809b 	bls.w	8000e48 <__udivmoddi4+0x2d4>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	1a24      	subs	r4, r4, r0
 8000d1a:	b298      	uxth	r0, r3
 8000d1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d20:	fb09 4413 	mls	r4, r9, r3, r4
 8000d24:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d28:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x1d0>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	f080 8085 	bcs.w	8000e44 <__udivmoddi4+0x2d0>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8082 	bls.w	8000e44 <__udivmoddi4+0x2d0>
 8000d40:	3b02      	subs	r3, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d50:	4564      	cmp	r4, ip
 8000d52:	4643      	mov	r3, r8
 8000d54:	46e1      	mov	r9, ip
 8000d56:	d364      	bcc.n	8000e22 <__udivmoddi4+0x2ae>
 8000d58:	d061      	beq.n	8000e1e <__udivmoddi4+0x2aa>
 8000d5a:	b15d      	cbz	r5, 8000d74 <__udivmoddi4+0x200>
 8000d5c:	ebbe 0203 	subs.w	r2, lr, r3
 8000d60:	eb64 0409 	sbc.w	r4, r4, r9
 8000d64:	fa04 f606 	lsl.w	r6, r4, r6
 8000d68:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6c:	431e      	orrs	r6, r3
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	e9c5 6400 	strd	r6, r4, [r5]
 8000d74:	2100      	movs	r1, #0
 8000d76:	e74e      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000d78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d82:	b280      	uxth	r0, r0
 8000d84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d88:	463b      	mov	r3, r7
 8000d8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d8e:	4638      	mov	r0, r7
 8000d90:	463c      	mov	r4, r7
 8000d92:	46b8      	mov	r8, r7
 8000d94:	46be      	mov	lr, r7
 8000d96:	2620      	movs	r6, #32
 8000d98:	eba2 0208 	sub.w	r2, r2, r8
 8000d9c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000da0:	e765      	b.n	8000c6e <__udivmoddi4+0xfa>
 8000da2:	4601      	mov	r1, r0
 8000da4:	e717      	b.n	8000bd6 <__udivmoddi4+0x62>
 8000da6:	4610      	mov	r0, r2
 8000da8:	e72b      	b.n	8000c02 <__udivmoddi4+0x8e>
 8000daa:	f1c6 0120 	rsb	r1, r6, #32
 8000dae:	fa2e fc01 	lsr.w	ip, lr, r1
 8000db2:	40b7      	lsls	r7, r6
 8000db4:	fa0e fe06 	lsl.w	lr, lr, r6
 8000db8:	fa20 f101 	lsr.w	r1, r0, r1
 8000dbc:	ea41 010e 	orr.w	r1, r1, lr
 8000dc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc4:	fbbc f8fe 	udiv	r8, ip, lr
 8000dc8:	b2bc      	uxth	r4, r7
 8000dca:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dce:	fb08 f904 	mul.w	r9, r8, r4
 8000dd2:	0c0a      	lsrs	r2, r1, #16
 8000dd4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dd8:	40b0      	lsls	r0, r6
 8000dda:	4591      	cmp	r9, r2
 8000ddc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de0:	b280      	uxth	r0, r0
 8000de2:	d93e      	bls.n	8000e62 <__udivmoddi4+0x2ee>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dea:	d201      	bcs.n	8000df0 <__udivmoddi4+0x27c>
 8000dec:	4591      	cmp	r9, r2
 8000dee:	d81f      	bhi.n	8000e30 <__udivmoddi4+0x2bc>
 8000df0:	eba2 0209 	sub.w	r2, r2, r9
 8000df4:	fbb2 f9fe 	udiv	r9, r2, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000e00:	b28a      	uxth	r2, r1
 8000e02:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000e06:	4542      	cmp	r2, r8
 8000e08:	d229      	bcs.n	8000e5e <__udivmoddi4+0x2ea>
 8000e0a:	18ba      	adds	r2, r7, r2
 8000e0c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e10:	d2c2      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e12:	4542      	cmp	r2, r8
 8000e14:	d2c0      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e16:	f1a9 0102 	sub.w	r1, r9, #2
 8000e1a:	443a      	add	r2, r7
 8000e1c:	e7bc      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e1e:	45c6      	cmp	lr, r8
 8000e20:	d29b      	bcs.n	8000d5a <__udivmoddi4+0x1e6>
 8000e22:	ebb8 0302 	subs.w	r3, r8, r2
 8000e26:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	46e1      	mov	r9, ip
 8000e2e:	e794      	b.n	8000d5a <__udivmoddi4+0x1e6>
 8000e30:	eba7 0909 	sub.w	r9, r7, r9
 8000e34:	444a      	add	r2, r9
 8000e36:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e3a:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	e7db      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e44:	4603      	mov	r3, r0
 8000e46:	e77d      	b.n	8000d44 <__udivmoddi4+0x1d0>
 8000e48:	46d0      	mov	r8, sl
 8000e4a:	e765      	b.n	8000d18 <__udivmoddi4+0x1a4>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e6fa      	b.n	8000c46 <__udivmoddi4+0xd2>
 8000e50:	443b      	add	r3, r7
 8000e52:	3a02      	subs	r2, #2
 8000e54:	e730      	b.n	8000cb8 <__udivmoddi4+0x144>
 8000e56:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5a:	443b      	add	r3, r7
 8000e5c:	e719      	b.n	8000c92 <__udivmoddi4+0x11e>
 8000e5e:	4649      	mov	r1, r9
 8000e60:	e79a      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e62:	eba2 0209 	sub.w	r2, r2, r9
 8000e66:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e6a:	46c4      	mov	ip, r8
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7c4      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e72:	bf00      	nop

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	6839      	ldr	r1, [r7, #0]
 8000e8e:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <spi_write_array+0x24>)
 8000e90:	f005 fa3d 	bl	800630e <HAL_SPI_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000400 	.word	0x20000400

08000ea0 <spi_write_read>:
 * @param rx_len length of the data array to be received
 */

static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len,
                                  uint8_t *rx_data, uint8_t rx_len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b0a6      	sub	sp, #152	@ 0x98
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	72fb      	strb	r3, [r7, #11]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	72bb      	strb	r3, [r7, #10]
    uint8_t tmp_tx[64] = {0};
 8000eb4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000eb8:	2240      	movs	r2, #64	@ 0x40
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f00a fc15 	bl	800b6ec <memset>
    uint8_t tmp_rx[64] = {0};
 8000ec2:	f107 0310 	add.w	r3, r7, #16
 8000ec6:	2240      	movs	r2, #64	@ 0x40
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f00a fc0e 	bl	800b6ec <memset>

    // Kommando vorne rein
    memcpy(tmp_tx, tx_Data, tx_len);
 8000ed0:	7afa      	ldrb	r2, [r7, #11]
 8000ed2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ed6:	68f9      	ldr	r1, [r7, #12]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f00a fc4b 	bl	800b774 <memcpy>

    // Ein Transfer: cmd senden + dummy clocks f√ºr rx
    HAL_SPI_TransmitReceive(&hspi3, tmp_tx, tmp_rx, tx_len + rx_len, HAL_MAX_DELAY);
 8000ede:	7afb      	ldrb	r3, [r7, #11]
 8000ee0:	b29a      	uxth	r2, r3
 8000ee2:	7abb      	ldrb	r3, [r7, #10]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4413      	add	r3, r2
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	f107 0210 	add.w	r2, r7, #16
 8000eee:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8000ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef6:	9000      	str	r0, [sp, #0]
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <spi_write_read+0x78>)
 8000efa:	f005 fb4c 	bl	8006596 <HAL_SPI_TransmitReceive>

    // Antwort steht nach den cmd-bytes
    memcpy(rx_data, &tmp_rx[tx_len], rx_len);
 8000efe:	7afb      	ldrb	r3, [r7, #11]
 8000f00:	f107 0210 	add.w	r2, r7, #16
 8000f04:	4413      	add	r3, r2
 8000f06:	7aba      	ldrb	r2, [r7, #10]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f00a fc32 	bl	800b774 <memcpy>
}
 8000f10:	bf00      	nop
 8000f12:	3790      	adds	r7, #144	@ 0x90
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000400 	.word	0x20000400

08000f1c <LTC6811_initialize>:

uint8_t pec = 0;
uint8_t data [8];

void LTC6811_initialize()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000f22:	2302      	movs	r3, #2
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2300      	movs	r3, #0
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2002      	movs	r0, #2
 8000f2e:	f000 f823 	bl	8000f78 <set_adc>
 // LTC6811_adstat();
 //set_selftest(MD_NORMAL, ST_1);
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <wakeup_idle>:

void wakeup_idle(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
    uint8_t dummy[2] = {0x00, 0x00};
 8000f3e:	2300      	movs	r3, #0
 8000f40:	80bb      	strh	r3, [r7, #4]

    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f48:	4809      	ldr	r0, [pc, #36]	@ (8000f70 <wakeup_idle+0x38>)
 8000f4a:	f003 faf5 	bl	8004538 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, dummy, 2, HAL_MAX_DELAY);
 8000f4e:	1d39      	adds	r1, r7, #4
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295
 8000f54:	2202      	movs	r2, #2
 8000f56:	4807      	ldr	r0, [pc, #28]	@ (8000f74 <wakeup_idle+0x3c>)
 8000f58:	f005 f9d9 	bl	800630e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f62:	4803      	ldr	r0, [pc, #12]	@ (8000f70 <wakeup_idle+0x38>)
 8000f64:	f003 fae8 	bl	8004538 <HAL_GPIO_WritePin>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40020000 	.word	0x40020000
 8000f74:	20000400 	.word	0x20000400

08000f78 <set_adc>:
			|ADCV:	    |   0   |   1   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
			|ADSTAT:    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |   0   |   1   |CHST[2]|CHST[1]|CHST[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000f78:	b490      	push	{r4, r7}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4604      	mov	r4, r0
 8000f80:	4608      	mov	r0, r1
 8000f82:	4611      	mov	r1, r2
 8000f84:	461a      	mov	r2, r3
 8000f86:	4623      	mov	r3, r4
 8000f88:	71fb      	strb	r3, [r7, #7]
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71bb      	strb	r3, [r7, #6]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	717b      	strb	r3, [r7, #5]
 8000f92:	4613      	mov	r3, r2
 8000f94:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	105b      	asrs	r3, r3, #1
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b27      	ldr	r3, [pc, #156]	@ (8001048 <set_adc+0xd0>)
 8000fac:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	01db      	lsls	r3, r3, #7
 8000fb2:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <set_adc+0xd0>)
 8000fce:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	105b      	asrs	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	f043 0304 	orr.w	r3, r3, #4
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b19      	ldr	r3, [pc, #100]	@ (800104c <set_adc+0xd4>)
 8000fe6:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	01db      	lsls	r3, r3, #7
 8000fec:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000fee:	7bfa      	ldrb	r2, [r7, #15]
 8000ff0:	793b      	ldrb	r3, [r7, #4]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	4b13      	ldr	r3, [pc, #76]	@ (800104c <set_adc+0xd4>)
 8000ffe:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x07;
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <set_adc+0xd8>)
 8001002:	2207      	movs	r2, #7
 8001004:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8001006:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <set_adc+0xd8>)
 8001008:	2212      	movs	r2, #18
 800100a:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	105b      	asrs	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	b2da      	uxtb	r2, r3
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <set_adc+0xdc>)
 8001022:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	01db      	lsls	r3, r3, #7
 8001028:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 800102a:	7bfa      	ldrb	r2, [r7, #15]
 800102c:	7e3b      	ldrb	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <set_adc+0xdc>)
 800103a:	705a      	strb	r2, [r3, #1]
}
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bc90      	pop	{r4, r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	2000024c 	.word	0x2000024c
 800104c:	20000250 	.word	0x20000250
 8001050:	20000258 	.word	0x20000258
 8001054:	20000254 	.word	0x20000254

08001058 <LTC6811_clraux>:
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}


void LTC6811_clraux()
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = CLRAUX[0];
 800105e:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <LTC6811_clraux+0x74>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	703b      	strb	r3, [r7, #0]
	cmd[1] = CLRAUX[1];
 8001064:	4b19      	ldr	r3, [pc, #100]	@ (80010cc <LTC6811_clraux+0x74>)
 8001066:	785b      	ldrb	r3, [r3, #1]
 8001068:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, CLRAUX);
 800106a:	4918      	ldr	r1, [pc, #96]	@ (80010cc <LTC6811_clraux+0x74>)
 800106c:	2002      	movs	r0, #2
 800106e:	f000 f96f 	bl	8001350 <pec15_calc>
 8001072:	4603      	mov	r3, r0
 8001074:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b29b      	uxth	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8001086:	f7ff ff57 	bl	8000f38 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001090:	480f      	ldr	r0, [pc, #60]	@ (80010d0 <LTC6811_clraux+0x78>)
 8001092:	f003 fa51 	bl	8004538 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001096:	463b      	mov	r3, r7
 8001098:	4619      	mov	r1, r3
 800109a:	2004      	movs	r0, #4
 800109c:	f7ff feec 	bl	8000e78 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010a6:	480a      	ldr	r0, [pc, #40]	@ (80010d0 <LTC6811_clraux+0x78>)
 80010a8:	f003 fa46 	bl	8004538 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80010ac:	2301      	movs	r3, #1
 80010ae:	2201      	movs	r2, #1
 80010b0:	4908      	ldr	r1, [pc, #32]	@ (80010d4 <LTC6811_clraux+0x7c>)
 80010b2:	4809      	ldr	r0, [pc, #36]	@ (80010d8 <LTC6811_clraux+0x80>)
 80010b4:	f005 f92b 	bl	800630e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80010b8:	2301      	movs	r3, #1
 80010ba:	2201      	movs	r2, #1
 80010bc:	4905      	ldr	r1, [pc, #20]	@ (80010d4 <LTC6811_clraux+0x7c>)
 80010be:	4806      	ldr	r0, [pc, #24]	@ (80010d8 <LTC6811_clraux+0x80>)
 80010c0:	f005 f925 	bl	800630e <HAL_SPI_Transmit>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000258 	.word	0x20000258
 80010d0:	40020000 	.word	0x40020000
 80010d4:	20000264 	.word	0x20000264
 80010d8:	20000400 	.word	0x20000400

080010dc <LTC6811_adstat>:
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

void LTC6811_adstat()
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t temp_pec;
  //uint8_t wakeup = 0xff;

  //1
  cmd[0] = ADSTAT[0];
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <LTC6811_adstat+0x74>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	703b      	strb	r3, [r7, #0]
  cmd[1] = ADSTAT[1];
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <LTC6811_adstat+0x74>)
 80010ea:	785b      	ldrb	r3, [r3, #1]
 80010ec:	707b      	strb	r3, [r7, #1]
  //2
  temp_pec = pec15_calc(2, ADSTAT);
 80010ee:	4918      	ldr	r1, [pc, #96]	@ (8001150 <LTC6811_adstat+0x74>)
 80010f0:	2002      	movs	r0, #2
 80010f2:	f000 f92d 	bl	8001350 <pec15_calc>
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(temp_pec >> 8);
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	0a1b      	lsrs	r3, r3, #8
 80010fe:	b29b      	uxth	r3, r3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(temp_pec);
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	70fb      	strb	r3, [r7, #3]

  wakeup_idle();
 800110a:	f7ff ff15 	bl	8000f38 <wakeup_idle>

  //4
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001114:	480f      	ldr	r0, [pc, #60]	@ (8001154 <LTC6811_adstat+0x78>)
 8001116:	f003 fa0f 	bl	8004538 <HAL_GPIO_WritePin>
  spi_write_array(4, cmd);
 800111a:	463b      	mov	r3, r7
 800111c:	4619      	mov	r1, r3
 800111e:	2004      	movs	r0, #4
 8001120:	f7ff feaa 	bl	8000e78 <spi_write_array>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001124:	2201      	movs	r2, #1
 8001126:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800112a:	480a      	ldr	r0, [pc, #40]	@ (8001154 <LTC6811_adstat+0x78>)
 800112c:	f003 fa04 	bl	8004538 <HAL_GPIO_WritePin>

  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001130:	2301      	movs	r3, #1
 8001132:	2201      	movs	r2, #1
 8001134:	4908      	ldr	r1, [pc, #32]	@ (8001158 <LTC6811_adstat+0x7c>)
 8001136:	4809      	ldr	r0, [pc, #36]	@ (800115c <LTC6811_adstat+0x80>)
 8001138:	f005 f8e9 	bl	800630e <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800113c:	2301      	movs	r3, #1
 800113e:	2201      	movs	r2, #1
 8001140:	4905      	ldr	r1, [pc, #20]	@ (8001158 <LTC6811_adstat+0x7c>)
 8001142:	4806      	ldr	r0, [pc, #24]	@ (800115c <LTC6811_adstat+0x80>)
 8001144:	f005 f8e3 	bl	800630e <HAL_SPI_Transmit>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000254 	.word	0x20000254
 8001154:	40020000 	.word	0x40020000
 8001158:	20000264 	.word	0x20000264
 800115c:	20000400 	.word	0x20000400

08001160 <LTC6811_rdadstat>:

uint8_t LTC6811_rdadstat(uint8_t reg, uint8_t *data)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
		uint8_t cmd[4];
		uint16_t temp_pec;

		wakeup_idle();
 800116c:	f7ff fee4 	bl	8000f38 <wakeup_idle>

		cmd[0] = 0x00;			// RDAUXA = Read AUX A
 8001170:	2300      	movs	r3, #0
 8001172:	723b      	strb	r3, [r7, #8]
		cmd[1] = 0x0C;
 8001174:	230c      	movs	r3, #12
 8001176:	727b      	strb	r3, [r7, #9]

		temp_pec = pec15_calc(2, cmd);
 8001178:	f107 0308 	add.w	r3, r7, #8
 800117c:	4619      	mov	r1, r3
 800117e:	2002      	movs	r0, #2
 8001180:	f000 f8e6 	bl	8001350 <pec15_calc>
 8001184:	4603      	mov	r3, r0
 8001186:	81fb      	strh	r3, [r7, #14]
		cmd[2] = (uint8_t)(temp_pec >> 8);
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	0a1b      	lsrs	r3, r3, #8
 800118c:	b29b      	uxth	r3, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t)(temp_pec);
 8001192:	89fb      	ldrh	r3, [r7, #14]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	72fb      	strb	r3, [r7, #11]


		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800119e:	480a      	ldr	r0, [pc, #40]	@ (80011c8 <LTC6811_rdadstat+0x68>)
 80011a0:	f003 f9ca 	bl	8004538 <HAL_GPIO_WritePin>
		spi_write_read(cmd, 4, &data[0], 8);
 80011a4:	f107 0008 	add.w	r0, r7, #8
 80011a8:	2308      	movs	r3, #8
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	2104      	movs	r1, #4
 80011ae:	f7ff fe77 	bl	8000ea0 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b8:	4803      	ldr	r0, [pc, #12]	@ (80011c8 <LTC6811_rdadstat+0x68>)
 80011ba:	f003 f9bd 	bl	8004538 <HAL_GPIO_WritePin>

		return 0;
 80011be:	2300      	movs	r3, #0

}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40020000 	.word	0x40020000

080011cc <LTC6811_wrcfg>:
		//return 0;
}

void LTC6811_wrcfg(uint8_t config [][6])

{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b09e      	sub	sp, #120	@ 0x78
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 80011d4:	2304      	movs	r3, #4
 80011d6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

	uint8_t WRCFG[CMD_LEN];

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011da:	2300      	movs	r3, #0
 80011dc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011e0:	e052      	b.n	8001288 <LTC6811_wrcfg+0xbc>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80011e8:	e01b      	b.n	8001222 <LTC6811_wrcfg+0x56>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 80011ea:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 80011ee:	4613      	mov	r3, r2
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	4413      	add	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	461a      	mov	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	1899      	adds	r1, r3, r2
 80011fc:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8001200:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001204:	5c8a      	ldrb	r2, [r1, r2]
 8001206:	3378      	adds	r3, #120	@ 0x78
 8001208:	443b      	add	r3, r7
 800120a:	f803 2c6c 	strb.w	r2, [r3, #-108]
			WRCFG_index++;
 800120e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001212:	3301      	adds	r3, #1
 8001214:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001218:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 800121c:	3301      	adds	r3, #1
 800121e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8001222:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001226:	2b05      	cmp	r3, #5
 8001228:	d9df      	bls.n	80011ea <LTC6811_wrcfg+0x1e>
		}
		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 800122a:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800122e:	4613      	mov	r3, r2
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	4413      	add	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	461a      	mov	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	4619      	mov	r1, r3
 800123e:	2006      	movs	r0, #6
 8001240:	f000 f886 	bl	8001350 <pec15_calc>
 8001244:	4603      	mov	r3, r0
 8001246:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 800124a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800124e:	0a1b      	lsrs	r3, r3, #8
 8001250:	b29a      	uxth	r2, r3
 8001252:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	3378      	adds	r3, #120	@ 0x78
 800125a:	443b      	add	r3, r7
 800125c:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 8001260:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001264:	3301      	adds	r3, #1
 8001266:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	3378      	adds	r3, #120	@ 0x78
 800126e:	443b      	add	r3, r7
 8001270:	f803 2c6c 	strb.w	r2, [r3, #-108]
		WRCFG_index += 2;
 8001274:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001278:	3302      	adds	r3, #2
 800127a:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 800127e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001282:	3301      	adds	r3, #1
 8001284:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001288:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800128c:	2b0b      	cmp	r3, #11
 800128e:	d9a8      	bls.n	80011e2 <LTC6811_wrcfg+0x16>
	}
	wakeup_idle();
 8001290:	f7ff fe52 	bl	8000f38 <wakeup_idle>

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001294:	2300      	movs	r3, #0
 8001296:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800129a:	e049      	b.n	8001330 <LTC6811_wrcfg+0x164>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 800129c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	3b80      	subs	r3, #128	@ 0x80
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	733b      	strb	r3, [r7, #12]
	    WRCFG[1] = 0x01;
 80012aa:	2301      	movs	r3, #1
 80012ac:	737b      	strb	r3, [r7, #13]
	    temp_pec = pec15_calc(2, WRCFG);
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	4619      	mov	r1, r3
 80012b4:	2002      	movs	r0, #2
 80012b6:	f000 f84b 	bl	8001350 <pec15_calc>
 80012ba:	4603      	mov	r3, r0
 80012bc:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 80012c0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80012c4:	0a1b      	lsrs	r3, r3, #8
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	73bb      	strb	r3, [r7, #14]
	    WRCFG[3] = (uint8_t)(temp_pec);
 80012cc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80012d4:	2200      	movs	r2, #0
 80012d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012da:	481a      	ldr	r0, [pc, #104]	@ (8001344 <LTC6811_wrcfg+0x178>)
 80012dc:	f003 f92c 	bl	8004538 <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4619      	mov	r1, r3
 80012e6:	2004      	movs	r0, #4
 80012e8:	f7ff fdc6 	bl	8000e78 <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 80012ec:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	3304      	adds	r3, #4
 80012f4:	f107 020c 	add.w	r2, r7, #12
 80012f8:	4413      	add	r3, r2
 80012fa:	4619      	mov	r1, r3
 80012fc:	2008      	movs	r0, #8
 80012fe:	f7ff fdbb 	bl	8000e78 <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001308:	480e      	ldr	r0, [pc, #56]	@ (8001344 <LTC6811_wrcfg+0x178>)
 800130a:	f003 f915 	bl	8004538 <HAL_GPIO_WritePin>

		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800130e:	2301      	movs	r3, #1
 8001310:	2201      	movs	r2, #1
 8001312:	490d      	ldr	r1, [pc, #52]	@ (8001348 <LTC6811_wrcfg+0x17c>)
 8001314:	480d      	ldr	r0, [pc, #52]	@ (800134c <LTC6811_wrcfg+0x180>)
 8001316:	f004 fffa 	bl	800630e <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800131a:	2301      	movs	r3, #1
 800131c:	2201      	movs	r2, #1
 800131e:	490a      	ldr	r1, [pc, #40]	@ (8001348 <LTC6811_wrcfg+0x17c>)
 8001320:	480a      	ldr	r0, [pc, #40]	@ (800134c <LTC6811_wrcfg+0x180>)
 8001322:	f004 fff4 	bl	800630e <HAL_SPI_Transmit>
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001326:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800132a:	3301      	adds	r3, #1
 800132c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001330:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001334:	2b0b      	cmp	r3, #11
 8001336:	d9b1      	bls.n	800129c <LTC6811_wrcfg+0xd0>
	}
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3778      	adds	r7, #120	@ 0x78
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40020000 	.word	0x40020000
 8001348:	20000264 	.word	0x20000264
 800134c:	20000400 	.word	0x20000400

08001350 <pec15_calc>:
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 8001350:	b480      	push	{r7}
 8001352:	b087      	sub	sp, #28
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	6039      	str	r1, [r7, #0]
 800135a:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 800135c:	2310      	movs	r3, #16
 800135e:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001360:	2300      	movs	r3, #0
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	e017      	b.n	8001396 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 8001366:	8afb      	ldrh	r3, [r7, #22]
 8001368:	09db      	lsrs	r3, r3, #7
 800136a:	b29b      	uxth	r3, r3
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	6839      	ldr	r1, [r7, #0]
 8001370:	440a      	add	r2, r1
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	4053      	eors	r3, r2
 8001376:	b29b      	uxth	r3, r3
 8001378:	b2db      	uxtb	r3, r3
 800137a:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 800137c:	8afb      	ldrh	r3, [r7, #22]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b29a      	uxth	r2, r3
 8001382:	89fb      	ldrh	r3, [r7, #14]
 8001384:	490a      	ldr	r1, [pc, #40]	@ (80013b0 <pec15_calc+0x60>)
 8001386:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800138a:	b29b      	uxth	r3, r3
 800138c:	4053      	eors	r3, r2
 800138e:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	3301      	adds	r3, #1
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	429a      	cmp	r2, r3
 800139c:	dbe3      	blt.n	8001366 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 800139e:	8afb      	ldrh	r3, [r7, #22]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	b29b      	uxth	r3, r3
 }
 80013a4:	4618      	mov	r0, r3
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	0800b8b4 	.word	0x0800b8b4

080013b4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ba:	463b      	mov	r3, r7
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013c6:	4b21      	ldr	r3, [pc, #132]	@ (800144c <MX_ADC1_Init+0x98>)
 80013c8:	4a21      	ldr	r2, [pc, #132]	@ (8001450 <MX_ADC1_Init+0x9c>)
 80013ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013cc:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <MX_ADC1_Init+0x98>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013d2:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <MX_ADC1_Init+0x98>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <MX_ADC1_Init+0x98>)
 80013da:	2200      	movs	r2, #0
 80013dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_ADC1_Init+0x98>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_ADC1_Init+0x98>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ec:	4b17      	ldr	r3, [pc, #92]	@ (800144c <MX_ADC1_Init+0x98>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f2:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_ADC1_Init+0x98>)
 80013f4:	4a17      	ldr	r2, [pc, #92]	@ (8001454 <MX_ADC1_Init+0xa0>)
 80013f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_ADC1_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013fe:	4b13      	ldr	r3, [pc, #76]	@ (800144c <MX_ADC1_Init+0x98>)
 8001400:	2201      	movs	r2, #1
 8001402:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_ADC1_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800140c:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_ADC1_Init+0x98>)
 800140e:	2201      	movs	r2, #1
 8001410:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <MX_ADC1_Init+0x98>)
 8001414:	f001 fcee 	bl	8002df4 <HAL_ADC_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800141e:	f001 f891 	bl	8002544 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001422:	230a      	movs	r3, #10
 8001424:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001426:	2301      	movs	r3, #1
 8001428:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800142a:	2300      	movs	r3, #0
 800142c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800142e:	463b      	mov	r3, r7
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	@ (800144c <MX_ADC1_Init+0x98>)
 8001434:	f001 fd22 	bl	8002e7c <HAL_ADC_ConfigChannel>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800143e:	f001 f881 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000268 	.word	0x20000268
 8001450:	40012000 	.word	0x40012000
 8001454:	0f000001 	.word	0x0f000001

08001458 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800145e:	463b      	mov	r3, r7
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <MX_ADC2_Init+0x98>)
 800146c:	4a21      	ldr	r2, [pc, #132]	@ (80014f4 <MX_ADC2_Init+0x9c>)
 800146e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <MX_ADC2_Init+0x98>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <MX_ADC2_Init+0x98>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800147c:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <MX_ADC2_Init+0x98>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001482:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <MX_ADC2_Init+0x98>)
 8001484:	2200      	movs	r2, #0
 8001486:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001488:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <MX_ADC2_Init+0x98>)
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <MX_ADC2_Init+0x98>)
 8001492:	2200      	movs	r2, #0
 8001494:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001496:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <MX_ADC2_Init+0x98>)
 8001498:	4a17      	ldr	r2, [pc, #92]	@ (80014f8 <MX_ADC2_Init+0xa0>)
 800149a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800149c:	4b14      	ldr	r3, [pc, #80]	@ (80014f0 <MX_ADC2_Init+0x98>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80014a2:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <MX_ADC2_Init+0x98>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80014a8:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <MX_ADC2_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <MX_ADC2_Init+0x98>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014b6:	480e      	ldr	r0, [pc, #56]	@ (80014f0 <MX_ADC2_Init+0x98>)
 80014b8:	f001 fc9c 	bl	8002df4 <HAL_ADC_Init>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80014c2:	f001 f83f 	bl	8002544 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014c6:	230b      	movs	r3, #11
 80014c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014ca:	2301      	movs	r3, #1
 80014cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014d2:	463b      	mov	r3, r7
 80014d4:	4619      	mov	r1, r3
 80014d6:	4806      	ldr	r0, [pc, #24]	@ (80014f0 <MX_ADC2_Init+0x98>)
 80014d8:	f001 fcd0 	bl	8002e7c <HAL_ADC_ConfigChannel>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80014e2:	f001 f82f 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200002b0 	.word	0x200002b0
 80014f4:	40012100 	.word	0x40012100
 80014f8:	0f000001 	.word	0x0f000001

080014fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08c      	sub	sp, #48	@ 0x30
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a2e      	ldr	r2, [pc, #184]	@ (80015d4 <HAL_ADC_MspInit+0xd8>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d128      	bne.n	8001570 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]
 8001522:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001526:	4a2c      	ldr	r2, [pc, #176]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800152c:	6453      	str	r3, [r2, #68]	@ 0x44
 800152e:	4b2a      	ldr	r3, [pc, #168]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001536:	61bb      	str	r3, [r7, #24]
 8001538:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a25      	ldr	r2, [pc, #148]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b23      	ldr	r3, [pc, #140]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001556:	2301      	movs	r3, #1
 8001558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800155a:	2303      	movs	r3, #3
 800155c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 031c 	add.w	r3, r7, #28
 8001566:	4619      	mov	r1, r3
 8001568:	481c      	ldr	r0, [pc, #112]	@ (80015dc <HAL_ADC_MspInit+0xe0>)
 800156a:	f002 fe47 	bl	80041fc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800156e:	e02c      	b.n	80015ca <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a1a      	ldr	r2, [pc, #104]	@ (80015e0 <HAL_ADC_MspInit+0xe4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d127      	bne.n	80015ca <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	4a15      	ldr	r2, [pc, #84]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 8001584:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001588:	6453      	str	r3, [r2, #68]	@ 0x44
 800158a:	4b13      	ldr	r3, [pc, #76]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 800158c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <HAL_ADC_MspInit+0xdc>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015b2:	2302      	movs	r3, #2
 80015b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015b6:	2303      	movs	r3, #3
 80015b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <HAL_ADC_MspInit+0xe0>)
 80015c6:	f002 fe19 	bl	80041fc <HAL_GPIO_Init>
}
 80015ca:	bf00      	nop
 80015cc:	3730      	adds	r7, #48	@ 0x30
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40012000 	.word	0x40012000
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40012100 	.word	0x40012100

080015e4 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015f4:	d101      	bne.n	80015fa <HAL_TIM_PeriodElapsedCallback+0x16>
	    {
	        CAN_interrupt();   // eure Logik
 80015f6:	f000 f915 	bl	8001824 <CAN_interrupt>
	        //CAN_TIM2_Tick();   // eure can.c Tick-Funktion
	    }
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	b089      	sub	sp, #36	@ 0x24
 8001608:	af06      	add	r7, sp, #24
 800160a:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 800160c:	4e0f      	ldr	r6, [pc, #60]	@ (800164c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800160e:	466d      	mov	r5, sp
 8001610:	f106 0410 	add.w	r4, r6, #16
 8001614:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001616:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001618:	e894 0003 	ldmia.w	r4, {r0, r1}
 800161c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001620:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001624:	f000 fa1e 	bl	8001a64 <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001628:	4e09      	ldr	r6, [pc, #36]	@ (8001650 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800162a:	466d      	mov	r5, sp
 800162c:	f106 0410 	add.w	r4, r6, #16
 8001630:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001632:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001634:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001638:	e885 0003 	stmia.w	r5, {r0, r1}
 800163c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001640:	f000 fb8c 	bl	8001d5c <CAN_RX_IVT>
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800164c:	20000398 	.word	0x20000398
 8001650:	200003c0 	.word	0x200003c0
 8001654:	00000000 	.word	0x00000000

08001658 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b5b0      	push	{r4, r5, r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7f1b      	ldrb	r3, [r3, #28]
 8001664:	2b02      	cmp	r3, #2
 8001666:	d136      	bne.n	80016d6 <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001668:	2104      	movs	r1, #4
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f005 ffa4 	bl	80075b8 <HAL_TIM_ReadCapturedValue>
 8001670:	4603      	mov	r3, r0
 8001672:	4a3b      	ldr	r2, [pc, #236]	@ (8001760 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001674:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 8001676:	4b3a      	ldr	r3, [pc, #232]	@ (8001760 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d02b      	beq.n	80016d6 <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 800167e:	2100      	movs	r1, #0
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f005 ff99 	bl	80075b8 <HAL_TIM_ReadCapturedValue>
 8001686:	4603      	mov	r3, r0
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe fee9 	bl	8000460 <__aeabi_ui2d>
 800168e:	f04f 0200 	mov.w	r2, #0
 8001692:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001694:	f7fe ff5e 	bl	8000554 <__aeabi_dmul>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4614      	mov	r4, r2
 800169e:	461d      	mov	r5, r3
 80016a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001760 <HAL_TIM_IC_CaptureCallback+0x108>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe fedb 	bl	8000460 <__aeabi_ui2d>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4620      	mov	r0, r4
 80016b0:	4629      	mov	r1, r5
 80016b2:	f7ff f879 	bl	80007a8 <__aeabi_ddiv>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	4929      	ldr	r1, [pc, #164]	@ (8001764 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80016c0:	f7fe fd90 	bl	80001e4 <__aeabi_dsub>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff f974 	bl	80009b8 <__aeabi_d2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4a25      	ldr	r2, [pc, #148]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016d4:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 80016d6:	4b24      	ldr	r3, [pc, #144]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4924      	ldr	r1, [pc, #144]	@ (800176c <HAL_TIM_IC_CaptureCallback+0x114>)
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fa09 	bl	8000af4 <__aeabi_fcmplt>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 80016e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016ea:	4a20      	ldr	r2, [pc, #128]	@ (800176c <HAL_TIM_IC_CaptureCallback+0x114>)
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	e00b      	b.n	8001708 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 80016f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	491e      	ldr	r1, [pc, #120]	@ (8001770 <HAL_TIM_IC_CaptureCallback+0x118>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fa1a 	bl	8000b30 <__aeabi_fcmpgt>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 8001702:	4b19      	ldr	r3, [pc, #100]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001704:	4a1a      	ldr	r2, [pc, #104]	@ (8001770 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001706:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001708:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <HAL_TIM_IC_CaptureCallback+0x110>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe fec9 	bl	80004a4 <__aeabi_f2d>
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001718:	f7fe fd64 	bl	80001e4 <__aeabi_dsub>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	a10d      	add	r1, pc, #52	@ (adr r1, 8001758 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001722:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001726:	f7ff f83f 	bl	80007a8 <__aeabi_ddiv>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4610      	mov	r0, r2
 8001730:	4619      	mov	r1, r3
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001738:	f7fe fd54 	bl	80001e4 <__aeabi_dsub>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff f918 	bl	8000978 <__aeabi_d2uiz>
 8001748:	4603      	mov	r3, r0
 800174a:	b29a      	uxth	r2, r3
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <HAL_TIM_IC_CaptureCallback+0x124>)
 800174e:	801a      	strh	r2, [r3, #0]
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bdb0      	pop	{r4, r5, r7, pc}
 8001758:	00000000 	.word	0x00000000
 800175c:	40fa5e00 	.word	0x40fa5e00
 8001760:	20000300 	.word	0x20000300
 8001764:	40590000 	.word	0x40590000
 8001768:	20000304 	.word	0x20000304
 800176c:	41200000 	.word	0x41200000
 8001770:	42b40000 	.word	0x42b40000
 8001774:	40140000 	.word	0x40140000
 8001778:	4092c000 	.word	0x4092c000
 800177c:	20000308 	.word	0x20000308

08001780 <BMS_init>:

void BMS_init()
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 8001784:	f7ff fbca 	bl	8000f1c <LTC6811_initialize>
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}

0800178c <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
	static uint32_t last_usb = 0;
	uint8_t pec = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	71fb      	strb	r3, [r7, #7]

	//uint8_t stA[8] = {0};
	//int16_t temp_c10 = 0x7FFF;   // Default: Fehlerwert (wichtig!)


	LTC6811_wrcfg((uint8_t(*)[6])cfg);
 8001796:	481f      	ldr	r0, [pc, #124]	@ (8001814 <BMS+0x88>)
 8001798:	f7ff fd18 	bl	80011cc <LTC6811_wrcfg>
	HAL_Delay(3);
 800179c:	2003      	movs	r0, #3
 800179e:	f001 faf1 	bl	8002d84 <HAL_Delay>

	LTC6811_clraux();
 80017a2:	f7ff fc59 	bl	8001058 <LTC6811_clraux>
	HAL_Delay(3);
 80017a6:	2003      	movs	r0, #3
 80017a8:	f001 faec 	bl	8002d84 <HAL_Delay>

	LTC6811_adstat();
 80017ac:	f7ff fc96 	bl	80010dc <LTC6811_adstat>
	HAL_Delay(3);
 80017b0:	2003      	movs	r0, #3
 80017b2:	f001 fae7 	bl	8002d84 <HAL_Delay>

	pec = LTC6811_rdadstat(0, RDAUXA);
 80017b6:	4918      	ldr	r1, [pc, #96]	@ (8001818 <BMS+0x8c>)
 80017b8:	2000      	movs	r0, #0
 80017ba:	f7ff fcd1 	bl	8001160 <LTC6811_rdadstat>
 80017be:	4603      	mov	r3, r0
 80017c0:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(3);
 80017c2:	2003      	movs	r0, #3
 80017c4:	f001 fade 	bl	8002d84 <HAL_Delay>
	AMS1_databytes[3] = stA[2];
	AMS1_databytes[4] = stA[3];
	*/

	// --------- USB Triplet bauen: [ID][H][L]
	const uint8_t ID_LTC_TEMP = 0x03;   // NICHT zwingend richtig, nur Beispiel
 80017c8:	2303      	movs	r3, #3
 80017ca:	71bb      	strb	r3, [r7, #6]

	uint16_t temp_raw = (uint16_t)RDAUXA[0];  // aktuell nur 0..255
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <BMS+0x8c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	80bb      	strh	r3, [r7, #4]

	uint8_t data_shit[3];
	data_shit[0] = ID_LTC_TEMP;
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	703b      	strb	r3, [r7, #0]
	data_shit[1] = (uint8_t)(temp_raw >> 8);      // HIGH
 80017d6:	88bb      	ldrh	r3, [r7, #4]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	b29b      	uxth	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	707b      	strb	r3, [r7, #1]
	data_shit[2] = (uint8_t)(temp_raw & 0xFF);    // LOW
 80017e0:	88bb      	ldrh	r3, [r7, #4]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	70bb      	strb	r3, [r7, #2]

	// broadcaster muss ein char array sein, nicht irgendein Pointer auf zu kleinen Speicher
	//strcpy(broadcaster, "slave");

	if (HAL_GetTick() - last_usb >= 200)
 80017e6:	f001 fac3 	bl	8002d70 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <BMS+0x90>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80017f4:	d90a      	bls.n	800180c <BMS+0x80>
		{
			last_usb = HAL_GetTick();
 80017f6:	f001 fabb 	bl	8002d70 <HAL_GetTick>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <BMS+0x90>)
 80017fe:	6013      	str	r3, [r2, #0]
			//USB_control("slave", triplet, 3);
			//USB_control(broadcaster, data_shit, 3);
			USB_control("slave", data_shit, 3);
 8001800:	463b      	mov	r3, r7
 8001802:	2203      	movs	r2, #3
 8001804:	4619      	mov	r1, r3
 8001806:	4806      	ldr	r0, [pc, #24]	@ (8001820 <BMS+0x94>)
 8001808:	f001 f96c 	bl	8002ae4 <USB_control>
	payload[1] = (uint8_t)(temp_u16 >> 8);   // High Byte
	payload[2] = (uint8_t)(temp_u16 & 0xFF); // Low Byte
	USB_control("slave", payload, sizeof(payload)); // = 3
	*/

}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000030c 	.word	0x2000030c
 8001818:	2000025c 	.word	0x2000025c
 800181c:	20000378 	.word	0x20000378
 8001820:	0800b838 	.word	0x0800b838

08001824 <CAN_interrupt>:
	}
	else return 0xFFFF;
}

void CAN_interrupt()
{
 8001824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001828:	b086      	sub	sp, #24
 800182a:	af00      	add	r7, sp, #0
	if (HAL_GetTick()>= last20 + 20)
 800182c:	f001 faa0 	bl	8002d70 <HAL_GetTick>
 8001830:	4603      	mov	r3, r0
 8001832:	2200      	movs	r2, #0
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	617a      	str	r2, [r7, #20]
 8001838:	4b22      	ldr	r3, [pc, #136]	@ (80018c4 <CAN_interrupt+0xa0>)
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f112 0814 	adds.w	r8, r2, #20
 8001842:	f143 0900 	adc.w	r9, r3, #0
 8001846:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800184a:	4611      	mov	r1, r2
 800184c:	4541      	cmp	r1, r8
 800184e:	eb73 0309 	sbcs.w	r3, r3, r9
 8001852:	d30f      	bcc.n	8001874 <CAN_interrupt+0x50>
	{
		can_put_data();           // <-- DAS FEHLT
 8001854:	f000 fa24 	bl	8001ca0 <can_put_data>
		CAN_50(AMS0_databytes);
 8001858:	481b      	ldr	r0, [pc, #108]	@ (80018c8 <CAN_interrupt+0xa4>)
 800185a:	f000 faf7 	bl	8001e4c <CAN_50>
		last20 = HAL_GetTick();
 800185e:	f001 fa87 	bl	8002d70 <HAL_GetTick>
 8001862:	4603      	mov	r3, r0
 8001864:	2200      	movs	r2, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	60fa      	str	r2, [r7, #12]
 800186a:	4b16      	ldr	r3, [pc, #88]	@ (80018c4 <CAN_interrupt+0xa0>)
 800186c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001870:	e9c3 1200 	strd	r1, r2, [r3]
	}
	if (HAL_GetTick()>= last100 + 100)
 8001874:	f001 fa7c 	bl	8002d70 <HAL_GetTick>
 8001878:	4603      	mov	r3, r0
 800187a:	2200      	movs	r2, #0
 800187c:	469a      	mov	sl, r3
 800187e:	4693      	mov	fp, r2
 8001880:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <CAN_interrupt+0xa8>)
 8001882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001886:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 800188a:	f143 0500 	adc.w	r5, r3, #0
 800188e:	45a2      	cmp	sl, r4
 8001890:	eb7b 0305 	sbcs.w	r3, fp, r5
 8001894:	d311      	bcc.n	80018ba <CAN_interrupt+0x96>
	{
		CAN_10(AMS1_databytes);
 8001896:	480e      	ldr	r0, [pc, #56]	@ (80018d0 <CAN_interrupt+0xac>)
 8001898:	f000 fb0c 	bl	8001eb4 <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 800189c:	2110      	movs	r1, #16
 800189e:	480d      	ldr	r0, [pc, #52]	@ (80018d4 <CAN_interrupt+0xb0>)
 80018a0:	f002 fe62 	bl	8004568 <HAL_GPIO_TogglePin>
		//HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
		last100 = HAL_GetTick();
 80018a4:	f001 fa64 	bl	8002d70 <HAL_GetTick>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2200      	movs	r2, #0
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	607a      	str	r2, [r7, #4]
 80018b0:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <CAN_interrupt+0xa8>)
 80018b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80018b6:	e9c3 1200 	strd	r1, r2, [r3]
		//send_usb();
	}
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018c4:	20000368 	.word	0x20000368
 80018c8:	20000354 	.word	0x20000354
 80018cc:	20000370 	.word	0x20000370
 80018d0:	2000035c 	.word	0x2000035c
 80018d4:	40020000 	.word	0x40020000

080018d8 <CAN_TX>:
CAN_TxHeaderTypeDef IVT_MSG_COMMAND = {0x411, 0,CAN_ID_STD, CAN_RTR_DATA,8};


// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80018d8:	b084      	sub	sp, #16
 80018da:	b5b0      	push	{r4, r5, r7, lr}
 80018dc:	b090      	sub	sp, #64	@ 0x40
 80018de:	af0e      	add	r7, sp, #56	@ 0x38
 80018e0:	f107 0418 	add.w	r4, r7, #24
 80018e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 80018e8:	f107 0018 	add.w	r0, r7, #24
 80018ec:	f001 ffdb 	bl	80038a6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80018f0:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d037      	beq.n	8001968 <CAN_TX+0x90>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80018f8:	463b      	mov	r3, r7
 80018fa:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80018fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001900:	f107 0018 	add.w	r0, r7, #24
 8001904:	f001 ff00 	bl	8003708 <HAL_CAN_AddTxMessage>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d02c      	beq.n	8001968 <CAN_TX+0x90>
		{
			static uint8_t retries = 0;
			if (retries < 5) {  // Maximum retries
 800190e:	4b1c      	ldr	r3, [pc, #112]	@ (8001980 <CAN_TX+0xa8>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b04      	cmp	r3, #4
 8001914:	d81f      	bhi.n	8001956 <CAN_TX+0x7e>
				retries++;
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <CAN_TX+0xa8>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	3301      	adds	r3, #1
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b18      	ldr	r3, [pc, #96]	@ (8001980 <CAN_TX+0xa8>)
 8001920:	701a      	strb	r2, [r3, #0]
				CAN_TX(hcan, TxHeader, TxData);
 8001922:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001924:	930c      	str	r3, [sp, #48]	@ 0x30
 8001926:	ad06      	add	r5, sp, #24
 8001928:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800192c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001930:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001934:	e885 0003 	stmia.w	r5, {r0, r1}
 8001938:	466d      	mov	r5, sp
 800193a:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800193e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001940:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001942:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001946:	e885 0003 	stmia.w	r5, {r0, r1}
 800194a:	f107 0318 	add.w	r3, r7, #24
 800194e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001950:	f7ff ffc2 	bl	80018d8 <CAN_TX>
 8001954:	e008      	b.n	8001968 <CAN_TX+0x90>
			} else {
				retries = 0;  // Reset retry count after a failure
 8001956:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <CAN_TX+0xa8>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
				// Optionally, handle the failure (e.g., by logging it)
				HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001962:	4808      	ldr	r0, [pc, #32]	@ (8001984 <CAN_TX+0xac>)
 8001964:	f002 fde8 	bl	8004538 <HAL_GPIO_WritePin>
		/*else
		{
			CAN_TX(hcan, TxHeader, TxData);
		}
		*/
		if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) return;
 8001968:	f107 0018 	add.w	r0, r7, #24
 800196c:	f001 ff9b 	bl	80038a6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
}
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800197c:	b004      	add	sp, #16
 800197e:	4770      	bx	lr
 8001980:	200003ec 	.word	0x200003ec
 8001984:	40020c00 	.word	0x40020c00

08001988 <CAN_TX_IVT>:

	// receive CAN message
void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 8001988:	b084      	sub	sp, #16
 800198a:	b5b0      	push	{r4, r5, r7, lr}
 800198c:	b090      	sub	sp, #64	@ 0x40
 800198e:	af0e      	add	r7, sp, #56	@ 0x38
 8001990:	f107 0418 	add.w	r4, r7, #24
 8001994:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8001998:	f107 0018 	add.w	r0, r7, #24
 800199c:	f001 ff83 	bl	80038a6 <HAL_CAN_GetTxMailboxesFreeLevel>
 80019a0:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d038      	beq.n	8001a1a <CAN_TX_IVT+0x92>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80019a8:	463b      	mov	r3, r7
 80019aa:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80019ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80019b0:	f107 0018 	add.w	r0, r7, #24
 80019b4:	f001 fea8 	bl	8003708 <HAL_CAN_AddTxMessage>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d046      	beq.n	8001a4c <CAN_TX_IVT+0xc4>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 80019be:	4b27      	ldr	r3, [pc, #156]	@ (8001a5c <CAN_TX_IVT+0xd4>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b04      	cmp	r3, #4
 80019c4:	d81f      	bhi.n	8001a06 <CAN_TX_IVT+0x7e>
		    	retries++;
 80019c6:	4b25      	ldr	r3, [pc, #148]	@ (8001a5c <CAN_TX_IVT+0xd4>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	3301      	adds	r3, #1
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <CAN_TX_IVT+0xd4>)
 80019d0:	701a      	strb	r2, [r3, #0]
			    CAN_TX_IVT(hcan, TxHeader, TxData);
 80019d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80019d6:	ad06      	add	r5, sp, #24
 80019d8:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80019dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80019e8:	466d      	mov	r5, sp
 80019ea:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80019ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80019fa:	f107 0318 	add.w	r3, r7, #24
 80019fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a00:	f7ff ffc2 	bl	8001988 <CAN_TX_IVT>
	}
	else
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);
	}
}
 8001a04:	e022      	b.n	8001a4c <CAN_TX_IVT+0xc4>
		        retries = 0;  // Reset retry count after a failure
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <CAN_TX_IVT+0xd4>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a12:	4813      	ldr	r0, [pc, #76]	@ (8001a60 <CAN_TX_IVT+0xd8>)
 8001a14:	f002 fd90 	bl	8004538 <HAL_GPIO_WritePin>
}
 8001a18:	e018      	b.n	8001a4c <CAN_TX_IVT+0xc4>
		CAN_TX_IVT(hcan, TxHeader, TxData);
 8001a1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a1c:	930c      	str	r3, [sp, #48]	@ 0x30
 8001a1e:	ad06      	add	r5, sp, #24
 8001a20:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001a24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a2c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a30:	466d      	mov	r5, sp
 8001a32:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001a36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a3e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a42:	f107 0318 	add.w	r3, r7, #24
 8001a46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a48:	f7ff ff9e 	bl	8001988 <CAN_TX_IVT>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001a56:	b004      	add	sp, #16
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	200003ed 	.word	0x200003ed
 8001a60:	40020c00 	.word	0x40020c00

08001a64 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 8001a64:	b084      	sub	sp, #16
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b08a      	sub	sp, #40	@ 0x28
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001a70:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001a74:	1d3b      	adds	r3, r7, #4
 8001a76:	f107 020c 	add.w	r2, r7, #12
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001a80:	f001 ff45 	bl	800390e <HAL_CAN_GetRxMessage>
	{
	}
	if( RxHeader.StdId == 0x500)		// Buttons on DIC
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001a8a:	d10f      	bne.n	8001aac <CAN_RX+0x48>
		{
			if((RxData[0]& 1) == 1)				// close SC
 8001a8c:	793b      	ldrb	r3, [r7, #4]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <CAN_RX+0x3e>
			{
				ts_on = 1;
 8001a96:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <CAN_RX+0x58>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]
				switch_on = 1;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <CAN_RX+0x5c>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	701a      	strb	r2, [r3, #0]
			}

			charging = (RxData[0]>>7);
 8001aa2:	793b      	ldrb	r3, [r7, #4]
 8001aa4:	09db      	lsrs	r3, r3, #7
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <CAN_RX+0x60>)
 8001aaa:	701a      	strb	r2, [r3, #0]
		}
}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	@ 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ab6:	b004      	add	sp, #16
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	2000038a 	.word	0x2000038a
 8001ac0:	2000038d 	.word	0x2000038d
 8001ac4:	2000038b 	.word	0x2000038b

08001ac8 <IVT_MODE>:


void IVT_MODE(uint8_t mode)
{
 8001ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aca:	b093      	sub	sp, #76	@ 0x4c
 8001acc:	af0e      	add	r7, sp, #56	@ 0x38
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
	uint8_t data[8];

	data[0] = 0x34;
 8001ad2:	2334      	movs	r3, #52	@ 0x34
 8001ad4:	723b      	strb	r3, [r7, #8]
	data[1] = mode;
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	727b      	strb	r3, [r7, #9]
	data[2] = 0x01;
 8001ada:	2301      	movs	r3, #1
 8001adc:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001aea:	2300      	movs	r3, #0
 8001aec:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001aee:	2300      	movs	r3, #0
 8001af0:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001af2:	4e0f      	ldr	r6, [pc, #60]	@ (8001b30 <IVT_MODE+0x68>)
 8001af4:	f107 0308 	add.w	r3, r7, #8
 8001af8:	930c      	str	r3, [sp, #48]	@ 0x30
 8001afa:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <IVT_MODE+0x6c>)
 8001afc:	ac06      	add	r4, sp, #24
 8001afe:	461d      	mov	r5, r3
 8001b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b04:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b08:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b0c:	466d      	mov	r5, sp
 8001b0e:	f106 0410 	add.w	r4, r6, #16
 8001b12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b16:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b1a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b1e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b22:	f7ff ff31 	bl	8001988 <CAN_TX_IVT>
}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200003c0 	.word	0x200003c0
 8001b34:	20000048 	.word	0x20000048

08001b38 <IVT_ACTIVATE>:

void IVT_ACTIVATE(uint8_t channel)
{
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	b093      	sub	sp, #76	@ 0x4c
 8001b3c:	af0e      	add	r7, sp, #56	@ 0x38
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
	uint8_t data [8];

	data[0] = 0x20 | channel;
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	f043 0320 	orr.w	r3, r3, #32
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	723b      	strb	r3, [r7, #8]
	data[1] = 0x02;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 8001b50:	2300      	movs	r3, #0
 8001b52:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x14;
 8001b54:	2314      	movs	r3, #20
 8001b56:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001b60:	2300      	movs	r3, #0
 8001b62:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001b64:	2300      	movs	r3, #0
 8001b66:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001b68:	4e0e      	ldr	r6, [pc, #56]	@ (8001ba4 <IVT_ACTIVATE+0x6c>)
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	930c      	str	r3, [sp, #48]	@ 0x30
 8001b70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <IVT_ACTIVATE+0x70>)
 8001b72:	ac06      	add	r4, sp, #24
 8001b74:	461d      	mov	r5, r3
 8001b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b7e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001b82:	466d      	mov	r5, sp
 8001b84:	f106 0410 	add.w	r4, r6, #16
 8001b88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b8c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b90:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b94:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b98:	f7ff fef6 	bl	8001988 <CAN_TX_IVT>
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ba4:	200003c0 	.word	0x200003c0
 8001ba8:	20000048 	.word	0x20000048

08001bac <IVT_init>:

void IVT_init()
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
	static uint32_t t = 0;
	static uint8_t state = 0;

	switch(state)
 8001bb0:	4b39      	ldr	r3, [pc, #228]	@ (8001c98 <IVT_init+0xec>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b05      	cmp	r3, #5
 8001bb6:	d86d      	bhi.n	8001c94 <IVT_init+0xe8>
 8001bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bc0 <IVT_init+0x14>)
 8001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbe:	bf00      	nop
 8001bc0:	08001bd9 	.word	0x08001bd9
 8001bc4:	08001beb 	.word	0x08001beb
 8001bc8:	08001c15 	.word	0x08001c15
 8001bcc:	08001c3d 	.word	0x08001c3d
 8001bd0:	08001c65 	.word	0x08001c65
 8001bd4:	08001c83 	.word	0x08001c83
	{
		case 0:
	        t = HAL_GetTick();   // aktuelle Zeit merken
 8001bd8:	f001 f8ca 	bl	8002d70 <HAL_GetTick>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	4a2f      	ldr	r2, [pc, #188]	@ (8001c9c <IVT_init+0xf0>)
 8001be0:	6013      	str	r3, [r2, #0]
	        state = 1;
 8001be2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c98 <IVT_init+0xec>)
 8001be4:	2201      	movs	r2, #1
 8001be6:	701a      	strb	r2, [r3, #0]
	        break;
 8001be8:	e054      	b.n	8001c94 <IVT_init+0xe8>

	     case 1:
	        if (HAL_GetTick() - t >= 1000) {
 8001bea:	f001 f8c1 	bl	8002d70 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c9c <IVT_init+0xf0>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bfa:	d344      	bcc.n	8001c86 <IVT_init+0xda>
	            IVT_MODE(STOP);
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	f7ff ff63 	bl	8001ac8 <IVT_MODE>
	            t = HAL_GetTick();
 8001c02:	f001 f8b5 	bl	8002d70 <HAL_GetTick>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4a24      	ldr	r2, [pc, #144]	@ (8001c9c <IVT_init+0xf0>)
 8001c0a:	6013      	str	r3, [r2, #0]
	            state = 2;
 8001c0c:	4b22      	ldr	r3, [pc, #136]	@ (8001c98 <IVT_init+0xec>)
 8001c0e:	2202      	movs	r2, #2
 8001c10:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 8001c12:	e038      	b.n	8001c86 <IVT_init+0xda>

	     case 2:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c14:	f001 f8ac 	bl	8002d70 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <IVT_init+0xf0>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b63      	cmp	r3, #99	@ 0x63
 8001c22:	d932      	bls.n	8001c8a <IVT_init+0xde>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_As);
 8001c24:	2006      	movs	r0, #6
 8001c26:	f7ff ff87 	bl	8001b38 <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001c2a:	f001 f8a1 	bl	8002d70 <HAL_GetTick>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	4a1a      	ldr	r2, [pc, #104]	@ (8001c9c <IVT_init+0xf0>)
 8001c32:	6013      	str	r3, [r2, #0]
	    		 state = 3;
 8001c34:	4b18      	ldr	r3, [pc, #96]	@ (8001c98 <IVT_init+0xec>)
 8001c36:	2203      	movs	r2, #3
 8001c38:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001c3a:	e026      	b.n	8001c8a <IVT_init+0xde>

	     case 3:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c3c:	f001 f898 	bl	8002d70 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	4b16      	ldr	r3, [pc, #88]	@ (8001c9c <IVT_init+0xf0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b63      	cmp	r3, #99	@ 0x63
 8001c4a:	d920      	bls.n	8001c8e <IVT_init+0xe2>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_W);
 8001c4c:	2005      	movs	r0, #5
 8001c4e:	f7ff ff73 	bl	8001b38 <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001c52:	f001 f88d 	bl	8002d70 <HAL_GetTick>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a10      	ldr	r2, [pc, #64]	@ (8001c9c <IVT_init+0xf0>)
 8001c5a:	6013      	str	r3, [r2, #0]
	    		 state = 4;
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <IVT_init+0xec>)
 8001c5e:	2204      	movs	r2, #4
 8001c60:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001c62:	e014      	b.n	8001c8e <IVT_init+0xe2>

	     case 4:
	    	 if (HAL_GetTick() - t >= 100) {
 8001c64:	f001 f884 	bl	8002d70 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <IVT_init+0xf0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b63      	cmp	r3, #99	@ 0x63
 8001c72:	d90e      	bls.n	8001c92 <IVT_init+0xe6>
	    		 IVT_MODE(RUN);
 8001c74:	2001      	movs	r0, #1
 8001c76:	f7ff ff27 	bl	8001ac8 <IVT_MODE>
	    		 state = 5;   // fertig
 8001c7a:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <IVT_init+0xec>)
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	701a      	strb	r2, [r3, #0]
	    	 }
	         break;
 8001c80:	e007      	b.n	8001c92 <IVT_init+0xe6>

	     case 5:
	            // done
	         break;
 8001c82:	bf00      	nop
 8001c84:	e006      	b.n	8001c94 <IVT_init+0xe8>
	        break;
 8001c86:	bf00      	nop
 8001c88:	e004      	b.n	8001c94 <IVT_init+0xe8>
	         break;
 8001c8a:	bf00      	nop
 8001c8c:	e002      	b.n	8001c94 <IVT_init+0xe8>
	         break;
 8001c8e:	bf00      	nop
 8001c90:	e000      	b.n	8001c94 <IVT_init+0xe8>
	         break;
 8001c92:	bf00      	nop
	}
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	200003ee 	.word	0x200003ee
 8001c9c:	200003f0 	.word	0x200003f0

08001ca0 <can_put_data>:

void can_put_data()
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
	AMS0_databytes[0] = ts_volt_can;
 8001ca4:	4b24      	ldr	r3, [pc, #144]	@ (8001d38 <can_put_data+0x98>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b24      	ldr	r3, [pc, #144]	@ (8001d3c <can_put_data+0x9c>)
 8001cac:	701a      	strb	r2, [r3, #0]
	AMS0_databytes[1] = (ts_volt_can >> 8);
 8001cae:	4b22      	ldr	r3, [pc, #136]	@ (8001d38 <can_put_data+0x98>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	0a1b      	lsrs	r3, r3, #8
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b20      	ldr	r3, [pc, #128]	@ (8001d3c <can_put_data+0x9c>)
 8001cba:	705a      	strb	r2, [r3, #1]
	AMS0_databytes[2] = current;
 8001cbc:	4b20      	ldr	r3, [pc, #128]	@ (8001d40 <can_put_data+0xa0>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d3c <can_put_data+0x9c>)
 8001cc4:	709a      	strb	r2, [r3, #2]
	AMS0_databytes[3] = (current >> 8);
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d40 <can_put_data+0xa0>)
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	0a1b      	lsrs	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <can_put_data+0x9c>)
 8001cd2:	70da      	strb	r2, [r3, #3]
	AMS0_databytes[4] = imdStatValue;
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d44 <can_put_data+0xa4>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <can_put_data+0x9c>)
 8001cdc:	711a      	strb	r2, [r3, #4]
	AMS0_databytes[5] = (imdStatValue>>8);
 8001cde:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <can_put_data+0xa4>)
 8001ce0:	881b      	ldrh	r3, [r3, #0]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <can_put_data+0x9c>)
 8001cea:	715a      	strb	r2, [r3, #5]
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <can_put_data+0xa8>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	b25b      	sxtb	r3, r3
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	b25a      	sxtb	r2, r3
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <can_put_data+0xac>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	b25b      	sxtb	r3, r3
 8001d00:	4313      	orrs	r3, r2
 8001d02:	b25a      	sxtb	r2, r3
 8001d04:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <can_put_data+0xb0>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	b25b      	sxtb	r3, r3
 8001d0a:	019b      	lsls	r3, r3, #6
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	b25a      	sxtb	r2, r3
 8001d12:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <can_put_data+0xb4>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	01db      	lsls	r3, r3, #7
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	b25b      	sxtb	r3, r3
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <can_put_data+0x9c>)
 8001d24:	719a      	strb	r2, [r3, #6]
	AMS0_databytes[7] = ams_status;
 8001d26:	4b0c      	ldr	r3, [pc, #48]	@ (8001d58 <can_put_data+0xb8>)
 8001d28:	781a      	ldrb	r2, [r3, #0]
 8001d2a:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <can_put_data+0x9c>)
 8001d2c:	71da      	strb	r2, [r3, #7]
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200002fa 	.word	0x200002fa
 8001d3c:	20000354 	.word	0x20000354
 8001d40:	20000388 	.word	0x20000388
 8001d44:	20000308 	.word	0x20000308
 8001d48:	200003f4 	.word	0x200003f4
 8001d4c:	200002f8 	.word	0x200002f8
 8001d50:	200002fc 	.word	0x200002fc
 8001d54:	200002fd 	.word	0x200002fd
 8001d58:	2000038c 	.word	0x2000038c

08001d5c <CAN_RX_IVT>:

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b08a      	sub	sp, #40	@ 0x28
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001d68:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	f107 020c 	add.w	r2, r7, #12
 8001d72:	2100      	movs	r1, #0
 8001d74:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001d78:	f001 fdc9 	bl	800390e <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8001d7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001e30 <CAN_RX_IVT+0xd4>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]

		if(RxHeader.StdId == 0x521)		// Current mA
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f240 5221 	movw	r2, #1313	@ 0x521
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d136      	bne.n	8001dfa <CAN_RX_IVT+0x9e>
		{
			current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001d8c:	7a7b      	ldrb	r3, [r7, #9]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	7a3b      	ldrb	r3, [r7, #8]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	431a      	orrs	r2, r3
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	041b      	lsls	r3, r3, #16
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	061b      	lsls	r3, r3, #24
 8001da0:	4313      	orrs	r3, r2
 8001da2:	461a      	mov	r2, r3
 8001da4:	4b22      	ldr	r3, [pc, #136]	@ (8001e30 <CAN_RX_IVT+0xd4>)
 8001da6:	601a      	str	r2, [r3, #0]

			if(RxData[2] >> 7 == 0)
 8001da8:	79bb      	ldrb	r3, [r7, #6]
 8001daa:	b25b      	sxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db09      	blt.n	8001dc4 <CAN_RX_IVT+0x68>
			{
				//current = (current_data << 1 >> 1)/100;
				current = current_data/100;
 8001db0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e30 <CAN_RX_IVT+0xd4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e34 <CAN_RX_IVT+0xd8>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001e38 <CAN_RX_IVT+0xdc>)
 8001dc0:	801a      	strh	r2, [r3, #0]
 8001dc2:	e009      	b.n	8001dd8 <CAN_RX_IVT+0x7c>
			}
			else
			{
				current = ~current_data/100;
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <CAN_RX_IVT+0xd4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4a1a      	ldr	r2, [pc, #104]	@ (8001e34 <CAN_RX_IVT+0xd8>)
 8001dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd0:	095b      	lsrs	r3, r3, #5
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	4b18      	ldr	r3, [pc, #96]	@ (8001e38 <CAN_RX_IVT+0xdc>)
 8001dd6:	801a      	strh	r2, [r3, #0]
			}
			//current = current_data/100;

			ivt_error_time = HAL_GetTick();
 8001dd8:	f000 ffca 	bl	8002d70 <HAL_GetTick>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4a17      	ldr	r2, [pc, #92]	@ (8001e3c <CAN_RX_IVT+0xe0>)
 8001de0:	6013      	str	r3, [r2, #0]

			dc_current[4] = RxData[2];
 8001de2:	79ba      	ldrb	r2, [r7, #6]
 8001de4:	4b16      	ldr	r3, [pc, #88]	@ (8001e40 <CAN_RX_IVT+0xe4>)
 8001de6:	711a      	strb	r2, [r3, #4]
			dc_current[5] = RxData[3];
 8001de8:	79fa      	ldrb	r2, [r7, #7]
 8001dea:	4b15      	ldr	r3, [pc, #84]	@ (8001e40 <CAN_RX_IVT+0xe4>)
 8001dec:	715a      	strb	r2, [r3, #5]
			dc_current[6] = RxData[4];
 8001dee:	7a3a      	ldrb	r2, [r7, #8]
 8001df0:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <CAN_RX_IVT+0xe4>)
 8001df2:	719a      	strb	r2, [r3, #6]
			dc_current[7] = RxData[5];
 8001df4:	7a7a      	ldrb	r2, [r7, #9]
 8001df6:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <CAN_RX_IVT+0xe4>)
 8001df8:	71da      	strb	r2, [r3, #7]

		}
		if(RxHeader.StdId == 0x527)		// Capacity As
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f240 5227 	movw	r2, #1319	@ 0x527
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d10d      	bne.n	8001e20 <CAN_RX_IVT+0xc4>
		{
			capacity_data = RxData[5] | (RxData[4] << (1*8)); //| (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001e04:	7a7b      	ldrb	r3, [r7, #9]
 8001e06:	461a      	mov	r2, r3
 8001e08:	7a3b      	ldrb	r3, [r7, #8]
 8001e0a:	021b      	lsls	r3, r3, #8
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	461a      	mov	r2, r3
 8001e10:	4b0c      	ldr	r3, [pc, #48]	@ (8001e44 <CAN_RX_IVT+0xe8>)
 8001e12:	601a      	str	r2, [r3, #0]

			AMS0_databytes[4] = RxData[4];
 8001e14:	7a3a      	ldrb	r2, [r7, #8]
 8001e16:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <CAN_RX_IVT+0xec>)
 8001e18:	711a      	strb	r2, [r3, #4]
			AMS0_databytes[5] = RxData[5];
 8001e1a:	7a7a      	ldrb	r2, [r7, #9]
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <CAN_RX_IVT+0xec>)
 8001e1e:	715a      	strb	r2, [r3, #5]
		}
}
 8001e20:	bf00      	nop
 8001e22:	3728      	adds	r7, #40	@ 0x28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e2a:	b004      	add	sp, #16
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	20000384 	.word	0x20000384
 8001e34:	51eb851f 	.word	0x51eb851f
 8001e38:	20000388 	.word	0x20000388
 8001e3c:	20000394 	.word	0x20000394
 8001e40:	2000037c 	.word	0x2000037c
 8001e44:	20000390 	.word	0x20000390
 8001e48:	20000354 	.word	0x20000354

08001e4c <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 8001e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4e:	b091      	sub	sp, #68	@ 0x44
 8001e50:	af0e      	add	r7, sp, #56	@ 0x38
 8001e52:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 8001e54:	4e14      	ldr	r6, [pc, #80]	@ (8001ea8 <CAN_50+0x5c>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	930c      	str	r3, [sp, #48]	@ 0x30
 8001e5a:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <CAN_50+0x60>)
 8001e5c:	ac06      	add	r4, sp, #24
 8001e5e:	461d      	mov	r5, r3
 8001e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e64:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e68:	e884 0003 	stmia.w	r4, {r0, r1}
 8001e6c:	466d      	mov	r5, sp
 8001e6e:	f106 0410 	add.w	r4, r6, #16
 8001e72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e7a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e7e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e82:	f7ff fd29 	bl	80018d8 <CAN_TX>


	ams_status++;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <CAN_50+0x64>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	4b08      	ldr	r3, [pc, #32]	@ (8001eb0 <CAN_50+0x64>)
 8001e90:	701a      	strb	r2, [r3, #0]

	if(ams_status == 255)
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <CAN_50+0x64>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2bff      	cmp	r3, #255	@ 0xff
 8001e98:	d102      	bne.n	8001ea0 <CAN_50+0x54>
	{
		ams_status = 0;
 8001e9a:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <CAN_50+0x64>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
	}
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea8:	20000398 	.word	0x20000398
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	2000038c 	.word	0x2000038c

08001eb4 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8001eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb6:	b091      	sub	sp, #68	@ 0x44
 8001eb8:	af0e      	add	r7, sp, #56	@ 0x38
 8001eba:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8001ebc:	4e1a      	ldr	r6, [pc, #104]	@ (8001f28 <CAN_10+0x74>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	930c      	str	r3, [sp, #48]	@ 0x30
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <CAN_10+0x78>)
 8001ec4:	ac06      	add	r4, sp, #24
 8001ec6:	461d      	mov	r5, r3
 8001ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ecc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ed0:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ed4:	466d      	mov	r5, sp
 8001ed6:	f106 0410 	add.w	r4, r6, #16
 8001eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ede:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ee2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ee6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001eea:	f7ff fcf5 	bl	80018d8 <CAN_TX>
	CAN_TX(hcan1, AMS2_header, dc_current);
 8001eee:	4e0e      	ldr	r6, [pc, #56]	@ (8001f28 <CAN_10+0x74>)
 8001ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f30 <CAN_10+0x7c>)
 8001ef2:	930c      	str	r3, [sp, #48]	@ 0x30
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f34 <CAN_10+0x80>)
 8001ef6:	ac06      	add	r4, sp, #24
 8001ef8:	461d      	mov	r5, r3
 8001efa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001efc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001efe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f02:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f06:	466d      	mov	r5, sp
 8001f08:	f106 0410 	add.w	r4, r6, #16
 8001f0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f10:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f14:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f18:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001f1c:	f7ff fcdc 	bl	80018d8 <CAN_TX>

	//get_ts_ready();
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f28:	20000398 	.word	0x20000398
 8001f2c:	20000018 	.word	0x20000018
 8001f30:	2000037c 	.word	0x2000037c
 8001f34:	20000030 	.word	0x20000030

08001f38 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	@ 0x28
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f3e:	4b26      	ldr	r3, [pc, #152]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f40:	4a26      	ldr	r2, [pc, #152]	@ (8001fdc <MX_CAN1_Init+0xa4>)
 8001f42:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001f44:	4b24      	ldr	r3, [pc, #144]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f46:	2203      	movs	r2, #3
 8001f48:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f4a:	4b23      	ldr	r3, [pc, #140]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f50:	4b21      	ldr	r3, [pc, #132]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001f56:	4b20      	ldr	r3, [pc, #128]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f58:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001f5c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f60:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f64:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f66:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001f72:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001f78:	4b17      	ldr	r3, [pc, #92]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f7e:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f84:	4b14      	ldr	r3, [pc, #80]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f8a:	4813      	ldr	r0, [pc, #76]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001f8c:	f001 f99c 	bl	80032c8 <HAL_CAN_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001f96:	f000 fad5 	bl	8002544 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001fa6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001faa:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001fb0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001fb4:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001fc2:	230e      	movs	r3, #14
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4803      	ldr	r0, [pc, #12]	@ (8001fd8 <MX_CAN1_Init+0xa0>)
 8001fcc:	f001 fa78 	bl	80034c0 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3728      	adds	r7, #40	@ 0x28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000398 	.word	0x20000398
 8001fdc:	40006400 	.word	0x40006400

08001fe0 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b094      	sub	sp, #80	@ 0x50
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001fe6:	4b33      	ldr	r3, [pc, #204]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8001fe8:	4a33      	ldr	r2, [pc, #204]	@ (80020b8 <MX_CAN2_Init+0xd8>)
 8001fea:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001fec:	4b31      	ldr	r3, [pc, #196]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8001fee:	2210      	movs	r2, #16
 8001ff0:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001ff2:	4b30      	ldr	r3, [pc, #192]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002004:	4b2b      	ldr	r3, [pc, #172]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800200a:	4b2a      	ldr	r3, [pc, #168]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 800200c:	2200      	movs	r2, #0
 800200e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002010:	4b28      	ldr	r3, [pc, #160]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002012:	2200      	movs	r2, #0
 8002014:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002016:	4b27      	ldr	r3, [pc, #156]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002018:	2200      	movs	r2, #0
 800201a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 800201c:	4b25      	ldr	r3, [pc, #148]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 800201e:	2201      	movs	r2, #1
 8002020:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002022:	4b24      	ldr	r3, [pc, #144]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002024:	2200      	movs	r2, #0
 8002026:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002028:	4b22      	ldr	r3, [pc, #136]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 800202a:	2200      	movs	r2, #0
 800202c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800202e:	4821      	ldr	r0, [pc, #132]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002030:	f001 f94a 	bl	80032c8 <HAL_CAN_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800203a:	f000 fa83 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig_ivt;

    canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 800203e:	2301      	movs	r3, #1
 8002040:	64bb      	str	r3, [r7, #72]	@ 0x48
    canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 8002042:	230e      	movs	r3, #14
 8002044:	63fb      	str	r3, [r7, #60]	@ 0x3c
    canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002046:	2300      	movs	r3, #0
 8002048:	63bb      	str	r3, [r7, #56]	@ 0x38
    canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 800204a:	f24a 4320 	movw	r3, #42016	@ 0xa420
 800204e:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfilterconfig_ivt.FilterIdLow = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	62fb      	str	r3, [r7, #44]	@ 0x2c
    canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 8002054:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002058:	633b      	str	r3, [r7, #48]	@ 0x30
    canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 800205a:	2300      	movs	r3, #0
 800205c:	637b      	str	r3, [r7, #52]	@ 0x34
    canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 800205e:	2300      	movs	r3, #0
 8002060:	643b      	str	r3, [r7, #64]	@ 0x40
    canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8002062:	2301      	movs	r3, #1
 8002064:	647b      	str	r3, [r7, #68]	@ 0x44
    canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8002066:	230e      	movs	r3, #14
 8002068:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 800206a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800206e:	4619      	mov	r1, r3
 8002070:	4810      	ldr	r0, [pc, #64]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 8002072:	f001 fa25 	bl	80034c0 <HAL_CAN_ConfigFilter>

    CAN_FilterTypeDef canfilterconfig_ivt1;
    canfilterconfig_ivt1.FilterActivation = CAN_FILTER_ENABLE;
 8002076:	2301      	movs	r3, #1
 8002078:	623b      	str	r3, [r7, #32]
      canfilterconfig_ivt1.FilterBank = 15;  // which filter bank to use from the assigned ones
 800207a:	230f      	movs	r3, #15
 800207c:	617b      	str	r3, [r7, #20]
      canfilterconfig_ivt1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
      canfilterconfig_ivt1.FilterIdHigh = 0x527<<5;
 8002082:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 8002086:	603b      	str	r3, [r7, #0]
      canfilterconfig_ivt1.FilterIdLow = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	607b      	str	r3, [r7, #4]
      canfilterconfig_ivt1.FilterMaskIdHigh = 0x7FF<<5;
 800208c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002090:	60bb      	str	r3, [r7, #8]
      canfilterconfig_ivt1.FilterMaskIdLow = 0x0000;
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
      canfilterconfig_ivt1.FilterMode = CAN_FILTERMODE_IDMASK;
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]
      canfilterconfig_ivt1.FilterScale = CAN_FILTERSCALE_32BIT;
 800209a:	2301      	movs	r3, #1
 800209c:	61fb      	str	r3, [r7, #28]
      canfilterconfig_ivt1.SlaveStartFilterBank = 14;
 800209e:	230e      	movs	r3, #14
 80020a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt1);
 80020a2:	463b      	mov	r3, r7
 80020a4:	4619      	mov	r1, r3
 80020a6:	4803      	ldr	r0, [pc, #12]	@ (80020b4 <MX_CAN2_Init+0xd4>)
 80020a8:	f001 fa0a 	bl	80034c0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 80020ac:	bf00      	nop
 80020ae:	3750      	adds	r7, #80	@ 0x50
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200003c0 	.word	0x200003c0
 80020b8:	40006800 	.word	0x40006800

080020bc <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	@ 0x30
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a53      	ldr	r2, [pc, #332]	@ (8002228 <HAL_CAN_MspInit+0x16c>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d146      	bne.n	800216c <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80020de:	4b53      	ldr	r3, [pc, #332]	@ (800222c <HAL_CAN_MspInit+0x170>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	3301      	adds	r3, #1
 80020e4:	4a51      	ldr	r2, [pc, #324]	@ (800222c <HAL_CAN_MspInit+0x170>)
 80020e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80020e8:	4b50      	ldr	r3, [pc, #320]	@ (800222c <HAL_CAN_MspInit+0x170>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d10d      	bne.n	800210c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
 80020f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80020fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002100:	4b4b      	ldr	r3, [pc, #300]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002108:	61bb      	str	r3, [r7, #24]
 800210a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	4b47      	ldr	r3, [pc, #284]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	4a46      	ldr	r2, [pc, #280]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 8002116:	f043 0302 	orr.w	r3, r3, #2
 800211a:	6313      	str	r3, [r2, #48]	@ 0x30
 800211c:	4b44      	ldr	r3, [pc, #272]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002128:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800212c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212e:	2302      	movs	r3, #2
 8002130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002136:	2303      	movs	r3, #3
 8002138:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800213a:	2309      	movs	r3, #9
 800213c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213e:	f107 031c 	add.w	r3, r7, #28
 8002142:	4619      	mov	r1, r3
 8002144:	483b      	ldr	r0, [pc, #236]	@ (8002234 <HAL_CAN_MspInit+0x178>)
 8002146:	f002 f859 	bl	80041fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	2013      	movs	r0, #19
 8002150:	f002 f81d 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002154:	2013      	movs	r0, #19
 8002156:	f002 f836 	bl	80041c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2100      	movs	r1, #0
 800215e:	2014      	movs	r0, #20
 8002160:	f002 f815 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002164:	2014      	movs	r0, #20
 8002166:	f002 f82e 	bl	80041c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800216a:	e058      	b.n	800221e <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a31      	ldr	r2, [pc, #196]	@ (8002238 <HAL_CAN_MspInit+0x17c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d153      	bne.n	800221e <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b2d      	ldr	r3, [pc, #180]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a2c      	ldr	r2, [pc, #176]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 8002180:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b2a      	ldr	r3, [pc, #168]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002192:	4b26      	ldr	r3, [pc, #152]	@ (800222c <HAL_CAN_MspInit+0x170>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	3301      	adds	r3, #1
 8002198:	4a24      	ldr	r2, [pc, #144]	@ (800222c <HAL_CAN_MspInit+0x170>)
 800219a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800219c:	4b23      	ldr	r3, [pc, #140]	@ (800222c <HAL_CAN_MspInit+0x170>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d10d      	bne.n	80021c0 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ac:	4a20      	ldr	r2, [pc, #128]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021ca:	f043 0302 	orr.w	r3, r3, #2
 80021ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d0:	4b17      	ldr	r3, [pc, #92]	@ (8002230 <HAL_CAN_MspInit+0x174>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80021dc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80021e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e2:	2302      	movs	r3, #2
 80021e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ea:	2303      	movs	r3, #3
 80021ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80021ee:	2309      	movs	r3, #9
 80021f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f2:	f107 031c 	add.w	r3, r7, #28
 80021f6:	4619      	mov	r1, r3
 80021f8:	480e      	ldr	r0, [pc, #56]	@ (8002234 <HAL_CAN_MspInit+0x178>)
 80021fa:	f001 ffff 	bl	80041fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 80021fe:	2200      	movs	r2, #0
 8002200:	2100      	movs	r1, #0
 8002202:	203f      	movs	r0, #63	@ 0x3f
 8002204:	f001 ffc3 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002208:	203f      	movs	r0, #63	@ 0x3f
 800220a:	f001 ffdc 	bl	80041c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	2040      	movs	r0, #64	@ 0x40
 8002214:	f001 ffbb 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002218:	2040      	movs	r0, #64	@ 0x40
 800221a:	f001 ffd4 	bl	80041c6 <HAL_NVIC_EnableIRQ>
}
 800221e:	bf00      	nop
 8002220:	3730      	adds	r7, #48	@ 0x30
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40006400 	.word	0x40006400
 800222c:	200003e8 	.word	0x200003e8
 8002230:	40023800 	.word	0x40023800
 8002234:	40020400 	.word	0x40020400
 8002238:	40006800 	.word	0x40006800

0800223c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b08a      	sub	sp, #40	@ 0x28
 8002240:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002242:	f107 0314 	add.w	r3, r7, #20
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	609a      	str	r2, [r3, #8]
 800224e:	60da      	str	r2, [r3, #12]
 8002250:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	4b32      	ldr	r3, [pc, #200]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	4a31      	ldr	r2, [pc, #196]	@ (8002320 <MX_GPIO_Init+0xe4>)
 800225c:	f043 0304 	orr.w	r3, r3, #4
 8002260:	6313      	str	r3, [r2, #48]	@ 0x30
 8002262:	4b2f      	ldr	r3, [pc, #188]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	4b2b      	ldr	r3, [pc, #172]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	4a2a      	ldr	r2, [pc, #168]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800227c:	6313      	str	r3, [r2, #48]	@ 0x30
 800227e:	4b28      	ldr	r3, [pc, #160]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	4b24      	ldr	r3, [pc, #144]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	4a23      	ldr	r2, [pc, #140]	@ (8002320 <MX_GPIO_Init+0xe4>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6313      	str	r3, [r2, #48]	@ 0x30
 800229a:	4b21      	ldr	r3, [pc, #132]	@ (8002320 <MX_GPIO_Init+0xe4>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002320 <MX_GPIO_Init+0xe4>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <MX_GPIO_Init+0xe4>)
 80022b0:	f043 0302 	orr.w	r3, r3, #2
 80022b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002320 <MX_GPIO_Init+0xe4>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80022c8:	4816      	ldr	r0, [pc, #88]	@ (8002324 <MX_GPIO_Init+0xe8>)
 80022ca:	f002 f935 	bl	8004538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022d4:	4814      	ldr	r0, [pc, #80]	@ (8002328 <MX_GPIO_Init+0xec>)
 80022d6:	f002 f92f 	bl	8004538 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 80022da:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80022de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e0:	2301      	movs	r3, #1
 80022e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e8:	2300      	movs	r3, #0
 80022ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	4619      	mov	r1, r3
 80022f2:	480c      	ldr	r0, [pc, #48]	@ (8002324 <MX_GPIO_Init+0xe8>)
 80022f4:	f001 ff82 	bl	80041fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80022f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fe:	2301      	movs	r3, #1
 8002300:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	4805      	ldr	r0, [pc, #20]	@ (8002328 <MX_GPIO_Init+0xec>)
 8002312:	f001 ff73 	bl	80041fc <HAL_GPIO_Init>

}
 8002316:	bf00      	nop
 8002318:	3728      	adds	r7, #40	@ 0x28
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800
 8002324:	40020800 	.word	0x40020800
 8002328:	40020000 	.word	0x40020000

0800232c <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 800232c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0

	//LED gr√ºn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8002334:	f000 fd1c 	bl	8002d70 <HAL_GetTick>
 8002338:	4603      	mov	r3, r0
 800233a:	2200      	movs	r2, #0
 800233c:	4698      	mov	r8, r3
 800233e:	4691      	mov	r9, r2
 8002340:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 500){
 8002344:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <gpio+0x50>)
 8002346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800234e:	1a84      	subs	r4, r0, r2
 8002350:	eb61 0503 	sbc.w	r5, r1, r3
 8002354:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8002358:	f175 0300 	sbcs.w	r3, r5, #0
 800235c:	d309      	bcc.n	8002372 <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 800235e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002362:	4807      	ldr	r0, [pc, #28]	@ (8002380 <gpio+0x54>)
 8002364:	f002 f900 	bl	8004568 <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 8002368:	4904      	ldr	r1, [pc, #16]	@ (800237c <gpio+0x50>)
 800236a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800236e:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800237c:	200003f8 	.word	0x200003f8
 8002380:	40020800 	.word	0x40020800

08002384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	f5ad 6d82 	sub.w	sp, sp, #1040	@ 0x410
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800238c:	f000 fc8c 	bl	8002ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002390:	f000 f892 	bl	80024b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002394:	f7ff ff52 	bl	800223c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8002398:	f008 fbd8 	bl	800ab4c <MX_USB_DEVICE_Init>

  MX_TIM9_Init();
 800239c:	f000 fa80 	bl	80028a0 <MX_TIM9_Init>
  MX_ADC1_Init();
 80023a0:	f7ff f808 	bl	80013b4 <MX_ADC1_Init>
  MX_ADC2_Init();
 80023a4:	f7ff f858 	bl	8001458 <MX_ADC2_Init>
  MX_CAN1_Init();
 80023a8:	f7ff fdc6 	bl	8001f38 <MX_CAN1_Init>
  MX_CAN2_Init();
 80023ac:	f7ff fe18 	bl	8001fe0 <MX_CAN2_Init>

  MX_TIM2_Init();
 80023b0:	f000 fa2a 	bl	8002808 <MX_TIM2_Init>
  MX_SPI3_Init();
 80023b4:	f000 f8d6 	bl	8002564 <MX_SPI3_Init>

  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 80023b8:	2201      	movs	r2, #1
 80023ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023be:	4835      	ldr	r0, [pc, #212]	@ (8002494 <main+0x110>)
 80023c0:	f002 f8ba 	bl	8004538 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ca:	4832      	ldr	r0, [pc, #200]	@ (8002494 <main+0x110>)
 80023cc:	f002 f8b4 	bl	8004538 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 80023d0:	2201      	movs	r2, #1
 80023d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023d6:	482f      	ldr	r0, [pc, #188]	@ (8002494 <main+0x110>)
 80023d8:	f002 f8ae 	bl	8004538 <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 80023dc:	482e      	ldr	r0, [pc, #184]	@ (8002498 <main+0x114>)
 80023de:	f004 fb8b 	bl	8006af8 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 80023e2:	482e      	ldr	r0, [pc, #184]	@ (800249c <main+0x118>)
 80023e4:	f001 f94c 	bl	8003680 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80023e8:	482d      	ldr	r0, [pc, #180]	@ (80024a0 <main+0x11c>)
 80023ea:	f001 f949 	bl	8003680 <HAL_CAN_Start>
  BMS_init();
 80023ee:	f7ff f9c7 	bl	8001780 <BMS_init>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80023f2:	2102      	movs	r1, #2
 80023f4:	4829      	ldr	r0, [pc, #164]	@ (800249c <main+0x118>)
 80023f6:	f001 fbab 	bl	8003b50 <HAL_CAN_ActivateNotification>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <main+0x80>
    {
        Error_Handler();
 8002400:	f000 f8a0 	bl	8002544 <Error_Handler>
    }

  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002404:	2102      	movs	r1, #2
 8002406:	4826      	ldr	r0, [pc, #152]	@ (80024a0 <main+0x11c>)
 8002408:	f001 fba2 	bl	8003b50 <HAL_CAN_ActivateNotification>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <main+0x92>
      {
          Error_Handler();
 8002412:	f000 f897 	bl	8002544 <Error_Handler>
      }

  	 HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 8002416:	2104      	movs	r1, #4
 8002418:	4822      	ldr	r0, [pc, #136]	@ (80024a4 <main+0x120>)
 800241a:	f004 fd0f 	bl	8006e3c <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 800241e:	2100      	movs	r1, #0
 8002420:	4820      	ldr	r0, [pc, #128]	@ (80024a4 <main+0x120>)
 8002422:	f004 fc2f 	bl	8006c84 <HAL_TIM_IC_Start>

  IVT_init();
 8002426:	f7ff fbc1 	bl	8001bac <IVT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 800242a:	f7ff ff7f 	bl	800232c <gpio>
	  BMS();
 800242e:	f7ff f9ad 	bl	800178c <BMS>
	  uint8_t buf[1024];
	 	  // --- USB RX verarbeiten ---
	 if (usb_rx_ready)
 8002432:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <main+0x124>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f6      	beq.n	800242a <main+0xa6>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800243c:	b672      	cpsid	i
}
 800243e:	bf00      	nop
	 {
		 __disable_irq();
		 usb_rx_ready = 0;
 8002440:	4b19      	ldr	r3, [pc, #100]	@ (80024a8 <main+0x124>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
		 uint32_t n = usb_rx_len;
 8002446:	4b19      	ldr	r3, [pc, #100]	@ (80024ac <main+0x128>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
		 uint8_t rx[1024];
		 if (n > sizeof(rx)) n = sizeof(rx);
 800244e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8002452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002456:	d903      	bls.n	8002460 <main+0xdc>
 8002458:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800245c:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
		 memcpy(rx, usb_rx_data, n);
 8002460:	1d3b      	adds	r3, r7, #4
 8002462:	f8d7 240c 	ldr.w	r2, [r7, #1036]	@ 0x40c
 8002466:	4912      	ldr	r1, [pc, #72]	@ (80024b0 <main+0x12c>)
 8002468:	4618      	mov	r0, r3
 800246a:	f009 f983 	bl	800b774 <memcpy>
  __ASM volatile ("cpsie i" : : : "memory");
 800246e:	b662      	cpsie	i
}
 8002470:	bf00      	nop
		 __enable_irq();

		 uint8_t ack[] = { 0x02, 0x03, 0xF0, 0x00, 0x01 };
 8002472:	4a10      	ldr	r2, [pc, #64]	@ (80024b4 <main+0x130>)
 8002474:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 8002478:	e892 0003 	ldmia.w	r2, {r0, r1}
 800247c:	6018      	str	r0, [r3, #0]
 800247e:	3304      	adds	r3, #4
 8002480:	7019      	strb	r1, [r3, #0]
		 CDC_SendBlocking(ack, sizeof(ack), 50);
 8002482:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 8002486:	2232      	movs	r2, #50	@ 0x32
 8002488:	2105      	movs	r1, #5
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fafc 	bl	8002a88 <CDC_SendBlocking>
  {
 8002490:	e7cb      	b.n	800242a <main+0xa6>
 8002492:	bf00      	nop
 8002494:	40020800 	.word	0x40020800
 8002498:	2000045c 	.word	0x2000045c
 800249c:	20000398 	.word	0x20000398
 80024a0:	200003c0 	.word	0x200003c0
 80024a4:	200004a4 	.word	0x200004a4
 80024a8:	200007b8 	.word	0x200007b8
 80024ac:	200007bc 	.word	0x200007bc
 80024b0:	200007c0 	.word	0x200007c0
 80024b4:	0800b84c 	.word	0x0800b84c

080024b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b092      	sub	sp, #72	@ 0x48
 80024bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024be:	f107 0318 	add.w	r3, r7, #24
 80024c2:	2230      	movs	r2, #48	@ 0x30
 80024c4:	2100      	movs	r1, #0
 80024c6:	4618      	mov	r0, r3
 80024c8:	f009 f910 	bl	800b6ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
 80024d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024da:	2301      	movs	r3, #1
 80024dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024de:	2301      	movs	r3, #1
 80024e0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e2:	2302      	movs	r3, #2
 80024e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 80024ec:	2319      	movs	r3, #25
 80024ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80024f0:	23c0      	movs	r3, #192	@ 0xc0
 80024f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024f4:	2302      	movs	r3, #2
 80024f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024f8:	2304      	movs	r3, #4
 80024fa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024fc:	f107 0318 	add.w	r3, r7, #24
 8002500:	4618      	mov	r0, r3
 8002502:	f003 fa6b 	bl	80059dc <HAL_RCC_OscConfig>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800250c:	f000 f81a 	bl	8002544 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002510:	230f      	movs	r3, #15
 8002512:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002514:	2302      	movs	r3, #2
 8002516:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800251c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002520:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002522:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002526:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	2103      	movs	r1, #3
 800252c:	4618      	mov	r0, r3
 800252e:	f003 fca9 	bl	8005e84 <HAL_RCC_ClockConfig>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002538:	f000 f804 	bl	8002544 <Error_Handler>
  }
}
 800253c:	bf00      	nop
 800253e:	3748      	adds	r7, #72	@ 0x48
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002548:	b672      	cpsid	i
}
 800254a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 800254c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002550:	4803      	ldr	r0, [pc, #12]	@ (8002560 <Error_Handler+0x1c>)
 8002552:	f002 f809 	bl	8004568 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8002556:	20c8      	movs	r0, #200	@ 0xc8
 8002558:	f000 fc14 	bl	8002d84 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 800255c:	bf00      	nop
 800255e:	e7f5      	b.n	800254c <Error_Handler+0x8>
 8002560:	40020800 	.word	0x40020800

08002564 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002568:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <MX_SPI3_Init+0x64>)
 800256a:	4a18      	ldr	r2, [pc, #96]	@ (80025cc <MX_SPI3_Init+0x68>)
 800256c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800256e:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <MX_SPI3_Init+0x64>)
 8002570:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002574:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002576:	4b14      	ldr	r3, [pc, #80]	@ (80025c8 <MX_SPI3_Init+0x64>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <MX_SPI3_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002582:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <MX_SPI3_Init+0x64>)
 8002584:	2202      	movs	r2, #2
 8002586:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002588:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <MX_SPI3_Init+0x64>)
 800258a:	2201      	movs	r2, #1
 800258c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800258e:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <MX_SPI3_Init+0x64>)
 8002590:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002594:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002596:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <MX_SPI3_Init+0x64>)
 8002598:	2228      	movs	r2, #40	@ 0x28
 800259a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800259c:	4b0a      	ldr	r3, [pc, #40]	@ (80025c8 <MX_SPI3_Init+0x64>)
 800259e:	2200      	movs	r2, #0
 80025a0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80025a2:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <MX_SPI3_Init+0x64>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a8:	4b07      	ldr	r3, [pc, #28]	@ (80025c8 <MX_SPI3_Init+0x64>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80025ae:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <MX_SPI3_Init+0x64>)
 80025b0:	220a      	movs	r2, #10
 80025b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80025b4:	4804      	ldr	r0, [pc, #16]	@ (80025c8 <MX_SPI3_Init+0x64>)
 80025b6:	f003 fe21 	bl	80061fc <HAL_SPI_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80025c0:	f7ff ffc0 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000400 	.word	0x20000400
 80025cc:	40003c00 	.word	0x40003c00

080025d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	@ 0x28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a19      	ldr	r2, [pc, #100]	@ (8002654 <HAL_SPI_MspInit+0x84>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d12c      	bne.n	800264c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	4a17      	ldr	r2, [pc, #92]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 80025fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002600:	6413      	str	r3, [r2, #64]	@ 0x40
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	4b11      	ldr	r3, [pc, #68]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a10      	ldr	r2, [pc, #64]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 8002618:	f043 0304 	orr.w	r3, r3, #4
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b0e      	ldr	r3, [pc, #56]	@ (8002658 <HAL_SPI_MspInit+0x88>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800262a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800262e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002630:	2302      	movs	r3, #2
 8002632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800263c:	2306      	movs	r3, #6
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	4619      	mov	r1, r3
 8002646:	4805      	ldr	r0, [pc, #20]	@ (800265c <HAL_SPI_MspInit+0x8c>)
 8002648:	f001 fdd8 	bl	80041fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	@ 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40003c00 	.word	0x40003c00
 8002658:	40023800 	.word	0x40023800
 800265c:	40020800 	.word	0x40020800

08002660 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	607b      	str	r3, [r7, #4]
 800266a:	4b0f      	ldr	r3, [pc, #60]	@ (80026a8 <HAL_MspInit+0x48>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266e:	4a0e      	ldr	r2, [pc, #56]	@ (80026a8 <HAL_MspInit+0x48>)
 8002670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002674:	6453      	str	r3, [r2, #68]	@ 0x44
 8002676:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <HAL_MspInit+0x48>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	603b      	str	r3, [r7, #0]
 8002686:	4b08      	ldr	r3, [pc, #32]	@ (80026a8 <HAL_MspInit+0x48>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	4a07      	ldr	r2, [pc, #28]	@ (80026a8 <HAL_MspInit+0x48>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002690:	6413      	str	r3, [r2, #64]	@ 0x40
 8002692:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <HAL_MspInit+0x48>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269a:	603b      	str	r3, [r7, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr
 80026a8:	40023800 	.word	0x40023800

080026ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <NMI_Handler+0x4>

080026b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <HardFault_Handler+0x4>

080026bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <MemManage_Handler+0x4>

080026c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr

080026ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr

080026f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026fc:	f000 fb26 	bl	8002d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}

08002704 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002708:	4802      	ldr	r0, [pc, #8]	@ (8002714 <CAN1_TX_IRQHandler+0x10>)
 800270a:	f001 fa46 	bl	8003b9a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000398 	.word	0x20000398

08002718 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800271c:	4802      	ldr	r0, [pc, #8]	@ (8002728 <CAN1_RX0_IRQHandler+0x10>)
 800271e:	f001 fa3c 	bl	8003b9a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000398 	.word	0x20000398

0800272c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002732:	f004 fcab 	bl	800708c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200004a4 	.word	0x200004a4

08002740 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <TIM2_IRQHandler+0x10>)
 8002746:	f004 fca1 	bl	800708c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	2000045c 	.word	0x2000045c

08002754 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002758:	4802      	ldr	r0, [pc, #8]	@ (8002764 <CAN2_TX_IRQHandler+0x10>)
 800275a:	f001 fa1e 	bl	8003b9a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	200003c0 	.word	0x200003c0

08002768 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800276c:	4802      	ldr	r0, [pc, #8]	@ (8002778 <CAN2_RX0_IRQHandler+0x10>)
 800276e:	f001 fa14 	bl	8003b9a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	200003c0 	.word	0x200003c0

0800277c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002780:	4802      	ldr	r0, [pc, #8]	@ (800278c <OTG_FS_IRQHandler+0x10>)
 8002782:	f002 f83b 	bl	80047fc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200015c0 	.word	0x200015c0

08002790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002798:	4a14      	ldr	r2, [pc, #80]	@ (80027ec <_sbrk+0x5c>)
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <_sbrk+0x60>)
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027a4:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <_sbrk+0x64>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d102      	bne.n	80027b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027ac:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <_sbrk+0x64>)
 80027ae:	4a12      	ldr	r2, [pc, #72]	@ (80027f8 <_sbrk+0x68>)
 80027b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <_sbrk+0x64>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4413      	add	r3, r2
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d207      	bcs.n	80027d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027c0:	f008 ffac 	bl	800b71c <__errno>
 80027c4:	4603      	mov	r3, r0
 80027c6:	220c      	movs	r2, #12
 80027c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ca:	f04f 33ff 	mov.w	r3, #4294967295
 80027ce:	e009      	b.n	80027e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027d0:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <_sbrk+0x64>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027d6:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <_sbrk+0x64>)
 80027e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027e2:	68fb      	ldr	r3, [r7, #12]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	2000c000 	.word	0x2000c000
 80027f0:	00000400 	.word	0x00000400
 80027f4:	20000458 	.word	0x20000458
 80027f8:	20001be8 	.word	0x20001be8

080027fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800280e:	f107 0308 	add.w	r3, r7, #8
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	605a      	str	r2, [r3, #4]
 8002818:	609a      	str	r2, [r3, #8]
 800281a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800281c:	463b      	mov	r3, r7
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002824:	4b1d      	ldr	r3, [pc, #116]	@ (800289c <MX_TIM2_Init+0x94>)
 8002826:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800282a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 800282c:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <MX_TIM2_Init+0x94>)
 800282e:	222f      	movs	r2, #47	@ 0x2f
 8002830:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002832:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <MX_TIM2_Init+0x94>)
 8002834:	2200      	movs	r2, #0
 8002836:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002838:	4b18      	ldr	r3, [pc, #96]	@ (800289c <MX_TIM2_Init+0x94>)
 800283a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800283e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002840:	4b16      	ldr	r3, [pc, #88]	@ (800289c <MX_TIM2_Init+0x94>)
 8002842:	2200      	movs	r2, #0
 8002844:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <MX_TIM2_Init+0x94>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800284c:	4813      	ldr	r0, [pc, #76]	@ (800289c <MX_TIM2_Init+0x94>)
 800284e:	f004 f904 	bl	8006a5a <HAL_TIM_Base_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002858:	f7ff fe74 	bl	8002544 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800285c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002860:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002862:	f107 0308 	add.w	r3, r7, #8
 8002866:	4619      	mov	r1, r3
 8002868:	480c      	ldr	r0, [pc, #48]	@ (800289c <MX_TIM2_Init+0x94>)
 800286a:	f004 fd9b 	bl	80073a4 <HAL_TIM_ConfigClockSource>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002874:	f7ff fe66 	bl	8002544 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002878:	2300      	movs	r3, #0
 800287a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287c:	2300      	movs	r3, #0
 800287e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002880:	463b      	mov	r3, r7
 8002882:	4619      	mov	r1, r3
 8002884:	4805      	ldr	r0, [pc, #20]	@ (800289c <MX_TIM2_Init+0x94>)
 8002886:	f005 fa13 	bl	8007cb0 <HAL_TIMEx_MasterConfigSynchronization>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002890:	f7ff fe58 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	2000045c 	.word	0x2000045c

080028a0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08e      	sub	sp, #56	@ 0x38
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	609a      	str	r2, [r3, #8]
 80028b2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	609a      	str	r2, [r3, #8]
 80028ce:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80028d0:	4b35      	ldr	r3, [pc, #212]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028d2:	4a36      	ldr	r2, [pc, #216]	@ (80029ac <MX_TIM9_Init+0x10c>)
 80028d4:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80028d6:	4b34      	ldr	r3, [pc, #208]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028d8:	2200      	movs	r2, #0
 80028da:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028dc:	4b32      	ldr	r3, [pc, #200]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80028e2:	4b31      	ldr	r3, [pc, #196]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028e8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ea:	4b2f      	ldr	r3, [pc, #188]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028f0:	4b2d      	ldr	r3, [pc, #180]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80028f6:	482c      	ldr	r0, [pc, #176]	@ (80029a8 <MX_TIM9_Init+0x108>)
 80028f8:	f004 f8af 	bl	8006a5a <HAL_TIM_Base_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8002902:	f7ff fe1f 	bl	8002544 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800290a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800290c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002910:	4619      	mov	r1, r3
 8002912:	4825      	ldr	r0, [pc, #148]	@ (80029a8 <MX_TIM9_Init+0x108>)
 8002914:	f004 fd46 	bl	80073a4 <HAL_TIM_ConfigClockSource>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 800291e:	f7ff fe11 	bl	8002544 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8002922:	4821      	ldr	r0, [pc, #132]	@ (80029a8 <MX_TIM9_Init+0x108>)
 8002924:	f004 f956 	bl	8006bd4 <HAL_TIM_IC_Init>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 800292e:	f7ff fe09 	bl	8002544 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002932:	2304      	movs	r3, #4
 8002934:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002936:	2360      	movs	r3, #96	@ 0x60
 8002938:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800293a:	2302      	movs	r3, #2
 800293c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800293e:	2300      	movs	r3, #0
 8002940:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	4619      	mov	r1, r3
 800294c:	4816      	ldr	r0, [pc, #88]	@ (80029a8 <MX_TIM9_Init+0x108>)
 800294e:	f004 fdf0 	bl	8007532 <HAL_TIM_SlaveConfigSynchro>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8002958:	f7ff fdf4 	bl	8002544 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800295c:	2300      	movs	r3, #0
 800295e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002960:	2302      	movs	r3, #2
 8002962:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002964:	2300      	movs	r3, #0
 8002966:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800296c:	1d3b      	adds	r3, r7, #4
 800296e:	2200      	movs	r2, #0
 8002970:	4619      	mov	r1, r3
 8002972:	480d      	ldr	r0, [pc, #52]	@ (80029a8 <MX_TIM9_Init+0x108>)
 8002974:	f004 fc7a 	bl	800726c <HAL_TIM_IC_ConfigChannel>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 800297e:	f7ff fde1 	bl	8002544 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002982:	2302      	movs	r3, #2
 8002984:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002986:	2301      	movs	r3, #1
 8002988:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	2204      	movs	r2, #4
 800298e:	4619      	mov	r1, r3
 8002990:	4805      	ldr	r0, [pc, #20]	@ (80029a8 <MX_TIM9_Init+0x108>)
 8002992:	f004 fc6b 	bl	800726c <HAL_TIM_IC_ConfigChannel>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 800299c:	f7ff fdd2 	bl	8002544 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80029a0:	bf00      	nop
 80029a2:	3738      	adds	r7, #56	@ 0x38
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	200004a4 	.word	0x200004a4
 80029ac:	40014000 	.word	0x40014000

080029b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	@ 0x28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029d0:	d116      	bne.n	8002a00 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	4b29      	ldr	r3, [pc, #164]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	4a28      	ldr	r2, [pc, #160]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e2:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80029ee:	2200      	movs	r2, #0
 80029f0:	2100      	movs	r1, #0
 80029f2:	201c      	movs	r0, #28
 80029f4:	f001 fbcb 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029f8:	201c      	movs	r0, #28
 80029fa:	f001 fbe4 	bl	80041c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80029fe:	e038      	b.n	8002a72 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1e      	ldr	r2, [pc, #120]	@ (8002a80 <HAL_TIM_Base_MspInit+0xd0>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d133      	bne.n	8002a72 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a12:	4a1a      	ldr	r2, [pc, #104]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a1a:	4b18      	ldr	r3, [pc, #96]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2e:	4a13      	ldr	r2, [pc, #76]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a36:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <HAL_TIM_Base_MspInit+0xcc>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a42:	2308      	movs	r3, #8
 8002a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a46:	2302      	movs	r3, #2
 8002a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002a52:	2303      	movs	r3, #3
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a56:	f107 0314 	add.w	r3, r7, #20
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4809      	ldr	r0, [pc, #36]	@ (8002a84 <HAL_TIM_Base_MspInit+0xd4>)
 8002a5e:	f001 fbcd 	bl	80041fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2100      	movs	r1, #0
 8002a66:	2018      	movs	r0, #24
 8002a68:	f001 fb91 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002a6c:	2018      	movs	r0, #24
 8002a6e:	f001 fbaa 	bl	80041c6 <HAL_NVIC_EnableIRQ>
}
 8002a72:	bf00      	nop
 8002a74:	3728      	adds	r7, #40	@ 0x28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40014000 	.word	0x40014000
 8002a84:	40020000 	.word	0x40020000

08002a88 <CDC_SendBlocking>:
|______________|
*/
extern USBD_HandleTypeDef hUsbDeviceFS;

uint8_t CDC_SendBlocking(uint8_t *buf, uint16_t len, uint32_t timeout_ms)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	460b      	mov	r3, r1
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	817b      	strh	r3, [r7, #10]
    // nur senden wenn USB wirklich fertig eingerichtet ist
    if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 8002a96:	4b12      	ldr	r3, [pc, #72]	@ (8002ae0 <CDC_SendBlocking+0x58>)
 8002a98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	d001      	beq.n	8002aa4 <CDC_SendBlocking+0x1c>
    {
    	return 0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	e019      	b.n	8002ad8 <CDC_SendBlocking+0x50>
        HAL_Delay(100);
        return 0;
        */
    }

    uint32_t start = HAL_GetTick();
 8002aa4:	f000 f964 	bl	8002d70 <HAL_GetTick>
 8002aa8:	6178      	str	r0, [r7, #20]

    while (CDC_Transmit_FS(buf, len) == USBD_BUSY)
 8002aaa:	e00c      	b.n	8002ac6 <CDC_SendBlocking+0x3e>
    {
        if ((HAL_GetTick() - start) > timeout_ms)
 8002aac:	f000 f960 	bl	8002d70 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d201      	bcs.n	8002ac0 <CDC_SendBlocking+0x38>
            return 0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	e00b      	b.n	8002ad8 <CDC_SendBlocking+0x50>

        HAL_Delay(1);
 8002ac0:	2001      	movs	r0, #1
 8002ac2:	f000 f95f 	bl	8002d84 <HAL_Delay>
    while (CDC_Transmit_FS(buf, len) == USBD_BUSY)
 8002ac6:	897b      	ldrh	r3, [r7, #10]
 8002ac8:	4619      	mov	r1, r3
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f008 f920 	bl	800ad10 <CDC_Transmit_FS>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d0ea      	beq.n	8002aac <CDC_SendBlocking+0x24>
    }
    return 1;
 8002ad6:	2301      	movs	r3, #1
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	200004f4 	.word	0x200004f4

08002ae4 <USB_control>:

void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t data_size_bytes)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	4613      	mov	r3, r2
 8002af0:	71fb      	strb	r3, [r7, #7]
    uint8_t type = 0x00;
 8002af2:	2300      	movs	r3, #0
 8002af4:	75fb      	strb	r3, [r7, #23]

    if (strcmp(broadcaster, "slave") == 0)      type = 0x03;
 8002af6:	4916      	ldr	r1, [pc, #88]	@ (8002b50 <USB_control+0x6c>)
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f7fd fb65 	bl	80001c8 <strcmp>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d102      	bne.n	8002b0a <USB_control+0x26>
 8002b04:	2303      	movs	r3, #3
 8002b06:	75fb      	strb	r3, [r7, #23]
 8002b08:	e012      	b.n	8002b30 <USB_control+0x4c>
    else if (strcmp(broadcaster, "tsac") == 0)  type = 0x01;
 8002b0a:	4912      	ldr	r1, [pc, #72]	@ (8002b54 <USB_control+0x70>)
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f7fd fb5b 	bl	80001c8 <strcmp>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d102      	bne.n	8002b1e <USB_control+0x3a>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	75fb      	strb	r3, [r7, #23]
 8002b1c:	e008      	b.n	8002b30 <USB_control+0x4c>
    else if (strcmp(broadcaster, "debug") == 0) type = 0x02;
 8002b1e:	490e      	ldr	r1, [pc, #56]	@ (8002b58 <USB_control+0x74>)
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f7fd fb51 	bl	80001c8 <strcmp>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <USB_control+0x4c>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	75fb      	strb	r3, [r7, #23]

    // data_size_bytes muss N*3 sein
    uint8_t triplet_count = (uint8_t)(data_size_bytes / 3);
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <USB_control+0x78>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	085b      	lsrs	r3, r3, #1
 8002b3a:	75bb      	strb	r3, [r7, #22]
    USB_transmit(type, usb_data, triplet_count);
 8002b3c:	7dba      	ldrb	r2, [r7, #22]
 8002b3e:	7dfb      	ldrb	r3, [r7, #23]
 8002b40:	68b9      	ldr	r1, [r7, #8]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f80c 	bl	8002b60 <USB_transmit>
}
 8002b48:	bf00      	nop
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	0800b854 	.word	0x0800b854
 8002b54:	0800b85c 	.word	0x0800b85c
 8002b58:	0800b864 	.word	0x0800b864
 8002b5c:	aaaaaaab 	.word	0xaaaaaaab

08002b60 <USB_transmit>:

void USB_transmit(uint8_t type, const uint8_t *data_shit, uint8_t shit_count)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b094      	sub	sp, #80	@ 0x50
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	6039      	str	r1, [r7, #0]
 8002b6a:	71fb      	strb	r3, [r7, #7]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	71bb      	strb	r3, [r7, #6]
    uint8_t payload_len = (uint8_t)(shit_count * 3);   // [ID][H][L]
 8002b70:	79bb      	ldrb	r3, [r7, #6]
 8002b72:	461a      	mov	r2, r3
 8002b74:	0052      	lsls	r2, r2, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (payload_len > 62) {
 8002b7c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b80:	2b3e      	cmp	r3, #62	@ 0x3e
 8002b82:	d862      	bhi.n	8002c4a <USB_transmit+0xea>
        return;
    }

    uint8_t packet[64];
    uint8_t index = 0;
 8002b84:	2300      	movs	r3, #0
 8002b86:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    packet[index++] = type;
 8002b8a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b8e:	1c5a      	adds	r2, r3, #1
 8002b90:	f887 204f 	strb.w	r2, [r7, #79]	@ 0x4f
 8002b94:	3350      	adds	r3, #80	@ 0x50
 8002b96:	443b      	add	r3, r7
 8002b98:	79fa      	ldrb	r2, [r7, #7]
 8002b9a:	f803 2c44 	strb.w	r2, [r3, #-68]
    packet[index++] = payload_len;
 8002b9e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	f887 204f 	strb.w	r2, [r7, #79]	@ 0x4f
 8002ba8:	3350      	adds	r3, #80	@ 0x50
 8002baa:	443b      	add	r3, r7
 8002bac:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002bb0:	f803 2c44 	strb.w	r2, [r3, #-68]

    for (uint8_t i = 0; i < shit_count; i++) {
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8002bba:	e037      	b.n	8002c2c <USB_transmit+0xcc>
        uint8_t base = (uint8_t)(i * 3);
 8002bbc:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	0052      	lsls	r2, r2, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        packet[index++] = data_shit[base + 0]; // ID
 8002bca:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	441a      	add	r2, r3
 8002bd2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002bd6:	1c59      	adds	r1, r3, #1
 8002bd8:	f887 104f 	strb.w	r1, [r7, #79]	@ 0x4f
 8002bdc:	7812      	ldrb	r2, [r2, #0]
 8002bde:	3350      	adds	r3, #80	@ 0x50
 8002be0:	443b      	add	r3, r7
 8002be2:	f803 2c44 	strb.w	r2, [r3, #-68]
        packet[index++] = data_shit[base + 1]; // HIGH
 8002be6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002bea:	3301      	adds	r3, #1
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	441a      	add	r2, r3
 8002bf0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002bf4:	1c59      	adds	r1, r3, #1
 8002bf6:	f887 104f 	strb.w	r1, [r7, #79]	@ 0x4f
 8002bfa:	7812      	ldrb	r2, [r2, #0]
 8002bfc:	3350      	adds	r3, #80	@ 0x50
 8002bfe:	443b      	add	r3, r7
 8002c00:	f803 2c44 	strb.w	r2, [r3, #-68]
        packet[index++] = data_shit[base + 2]; // LOW
 8002c04:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002c08:	3302      	adds	r3, #2
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	441a      	add	r2, r3
 8002c0e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002c12:	1c59      	adds	r1, r3, #1
 8002c14:	f887 104f 	strb.w	r1, [r7, #79]	@ 0x4f
 8002c18:	7812      	ldrb	r2, [r2, #0]
 8002c1a:	3350      	adds	r3, #80	@ 0x50
 8002c1c:	443b      	add	r3, r7
 8002c1e:	f803 2c44 	strb.w	r2, [r3, #-68]
    for (uint8_t i = 0; i < shit_count; i++) {
 8002c22:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002c26:	3301      	adds	r3, #1
 8002c28:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8002c2c:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8002c30:	79bb      	ldrb	r3, [r7, #6]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d3c2      	bcc.n	8002bbc <USB_transmit+0x5c>
    }

    //CDC_Transmit_FS(packet, index);
    CDC_SendBlocking(packet, index, 50);
 8002c36:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002c3a:	b299      	uxth	r1, r3
 8002c3c:	f107 030c 	add.w	r3, r7, #12
 8002c40:	2232      	movs	r2, #50	@ 0x32
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff ff20 	bl	8002a88 <CDC_SendBlocking>
 8002c48:	e000      	b.n	8002c4c <USB_transmit+0xec>
        return;
 8002c4a:	bf00      	nop
}
 8002c4c:	3750      	adds	r7, #80	@ 0x50
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002c58:	f7ff fdd0 	bl	80027fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c5c:	480c      	ldr	r0, [pc, #48]	@ (8002c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c5e:	490d      	ldr	r1, [pc, #52]	@ (8002c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c60:	4a0d      	ldr	r2, [pc, #52]	@ (8002c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c64:	e002      	b.n	8002c6c <LoopCopyDataInit>

08002c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6a:	3304      	adds	r3, #4

08002c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c70:	d3f9      	bcc.n	8002c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c72:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c74:	4c0a      	ldr	r4, [pc, #40]	@ (8002ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c78:	e001      	b.n	8002c7e <LoopFillZerobss>

08002c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c7c:	3204      	adds	r2, #4

08002c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c80:	d3fb      	bcc.n	8002c7a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002c82:	f008 fd51 	bl	800b728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c86:	f7ff fb7d 	bl	8002384 <main>
  bx  lr    
 8002c8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c8c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c94:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8002c98:	0800bcd4 	.word	0x0800bcd4
  ldr r2, =_sbss
 8002c9c:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8002ca0:	20001be4 	.word	0x20001be4

08002ca4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca4:	e7fe      	b.n	8002ca4 <ADC_IRQHandler>
	...

08002ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce8 <HAL_Init+0x40>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce8 <HAL_Init+0x40>)
 8002cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce8 <HAL_Init+0x40>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <HAL_Init+0x40>)
 8002cbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc4:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <HAL_Init+0x40>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a07      	ldr	r2, [pc, #28]	@ (8002ce8 <HAL_Init+0x40>)
 8002cca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd0:	2003      	movs	r0, #3
 8002cd2:	f001 fa51 	bl	8004178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cd6:	200f      	movs	r0, #15
 8002cd8:	f000 f808 	bl	8002cec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002cdc:	f7ff fcc0 	bl	8002660 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023c00 	.word	0x40023c00

08002cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf4:	4b12      	ldr	r3, [pc, #72]	@ (8002d40 <HAL_InitTick+0x54>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <HAL_InitTick+0x58>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f001 fa69 	bl	80041e2 <HAL_SYSTICK_Config>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e00e      	b.n	8002d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b0f      	cmp	r3, #15
 8002d1e:	d80a      	bhi.n	8002d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d20:	2200      	movs	r2, #0
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	f04f 30ff 	mov.w	r0, #4294967295
 8002d28:	f001 fa31 	bl	800418e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d2c:	4a06      	ldr	r2, [pc, #24]	@ (8002d48 <HAL_InitTick+0x5c>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	e000      	b.n	8002d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000060 	.word	0x20000060
 8002d44:	20000068 	.word	0x20000068
 8002d48:	20000064 	.word	0x20000064

08002d4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d50:	4b05      	ldr	r3, [pc, #20]	@ (8002d68 <HAL_IncTick+0x1c>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <HAL_IncTick+0x20>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	4a03      	ldr	r2, [pc, #12]	@ (8002d6c <HAL_IncTick+0x20>)
 8002d5e:	6013      	str	r3, [r2, #0]
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr
 8002d68:	20000068 	.word	0x20000068
 8002d6c:	200004ec 	.word	0x200004ec

08002d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  return uwTick;
 8002d74:	4b02      	ldr	r3, [pc, #8]	@ (8002d80 <HAL_GetTick+0x10>)
 8002d76:	681b      	ldr	r3, [r3, #0]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr
 8002d80:	200004ec 	.word	0x200004ec

08002d84 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d8c:	f7ff fff0 	bl	8002d70 <HAL_GetTick>
 8002d90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d005      	beq.n	8002daa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <HAL_Delay+0x44>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4413      	add	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002daa:	bf00      	nop
 8002dac:	f7ff ffe0 	bl	8002d70 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d8f7      	bhi.n	8002dac <HAL_Delay+0x28>
  {
  }
}
 8002dbc:	bf00      	nop
 8002dbe:	bf00      	nop
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000068 	.word	0x20000068

08002dcc <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002dd0:	4b02      	ldr	r3, [pc, #8]	@ (8002ddc <HAL_GetUIDw0+0x10>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	1fff7a10 	.word	0x1fff7a10

08002de0 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002de4:	4b02      	ldr	r3, [pc, #8]	@ (8002df0 <HAL_GetUIDw1+0x10>)
 8002de6:	681b      	ldr	r3, [r3, #0]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr
 8002df0:	1fff7a14 	.word	0x1fff7a14

08002df4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e033      	b.n	8002e72 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7fe fb72 	bl	80014fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d118      	bne.n	8002e64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e3a:	f023 0302 	bic.w	r3, r3, #2
 8002e3e:	f043 0202 	orr.w	r2, r3, #2
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f938 	bl	80030bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f023 0303 	bic.w	r3, r3, #3
 8002e5a:	f043 0201 	orr.w	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e62:	e001      	b.n	8002e68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d101      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x1c>
 8002e94:	2302      	movs	r3, #2
 8002e96:	e103      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x224>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b09      	cmp	r3, #9
 8002ea6:	d925      	bls.n	8002ef4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68d9      	ldr	r1, [r3, #12]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	3b1e      	subs	r3, #30
 8002ebe:	2207      	movs	r2, #7
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	43da      	mvns	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	400a      	ands	r2, r1
 8002ecc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68d9      	ldr	r1, [r3, #12]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	4618      	mov	r0, r3
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	4403      	add	r3, r0
 8002ee6:	3b1e      	subs	r3, #30
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	e022      	b.n	8002f3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6919      	ldr	r1, [r3, #16]
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	2207      	movs	r2, #7
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	400a      	ands	r2, r1
 8002f16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6919      	ldr	r1, [r3, #16]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4403      	add	r3, r0
 8002f30:	409a      	lsls	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b06      	cmp	r3, #6
 8002f40:	d824      	bhi.n	8002f8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	3b05      	subs	r3, #5
 8002f54:	221f      	movs	r2, #31
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	400a      	ands	r2, r1
 8002f62:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	4618      	mov	r0, r3
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3b05      	subs	r3, #5
 8002f7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f8a:	e04c      	b.n	8003026 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d824      	bhi.n	8002fde <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3b23      	subs	r3, #35	@ 0x23
 8002fa6:	221f      	movs	r2, #31
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43da      	mvns	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	400a      	ands	r2, r1
 8002fb4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	3b23      	subs	r3, #35	@ 0x23
 8002fd0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fdc:	e023      	b.n	8003026 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	4413      	add	r3, r2
 8002fee:	3b41      	subs	r3, #65	@ 0x41
 8002ff0:	221f      	movs	r2, #31
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	400a      	ands	r2, r1
 8002ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b29b      	uxth	r3, r3
 800300c:	4618      	mov	r0, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	3b41      	subs	r3, #65	@ 0x41
 800301a:	fa00 f203 	lsl.w	r2, r0, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a20      	ldr	r2, [pc, #128]	@ (80030ac <HAL_ADC_ConfigChannel+0x230>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d109      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1c8>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b12      	cmp	r3, #18
 8003036:	d105      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003038:	4b1d      	ldr	r3, [pc, #116]	@ (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4a1c      	ldr	r2, [pc, #112]	@ (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 800303e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003042:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a18      	ldr	r2, [pc, #96]	@ (80030ac <HAL_ADC_ConfigChannel+0x230>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d123      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b10      	cmp	r3, #16
 8003054:	d003      	beq.n	800305e <HAL_ADC_ConfigChannel+0x1e2>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2b11      	cmp	r3, #17
 800305c:	d11b      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800305e:	4b14      	ldr	r3, [pc, #80]	@ (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	4a13      	ldr	r2, [pc, #76]	@ (80030b0 <HAL_ADC_ConfigChannel+0x234>)
 8003064:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003068:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b10      	cmp	r3, #16
 8003070:	d111      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003072:	4b10      	ldr	r3, [pc, #64]	@ (80030b4 <HAL_ADC_ConfigChannel+0x238>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a10      	ldr	r2, [pc, #64]	@ (80030b8 <HAL_ADC_ConfigChannel+0x23c>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	0c9a      	lsrs	r2, r3, #18
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003088:	e002      	b.n	8003090 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	3b01      	subs	r3, #1
 800308e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f9      	bne.n	800308a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40012000 	.word	0x40012000
 80030b0:	40012300 	.word	0x40012300
 80030b4:	20000060 	.word	0x20000060
 80030b8:	431bde83 	.word	0x431bde83

080030bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030c4:	4b7e      	ldr	r3, [pc, #504]	@ (80032c0 <ADC_Init+0x204>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4a7d      	ldr	r2, [pc, #500]	@ (80032c0 <ADC_Init+0x204>)
 80030ca:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80030ce:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030d0:	4b7b      	ldr	r3, [pc, #492]	@ (80032c0 <ADC_Init+0x204>)
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4979      	ldr	r1, [pc, #484]	@ (80032c0 <ADC_Init+0x204>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	021a      	lsls	r2, r3, #8
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003110:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689a      	ldr	r2, [r3, #8]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003132:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6899      	ldr	r1, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314a:	4a5e      	ldr	r2, [pc, #376]	@ (80032c4 <ADC_Init+0x208>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d022      	beq.n	8003196 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800315e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003180:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6899      	ldr	r1, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e00f      	b.n	80031b6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0202 	bic.w	r2, r2, #2
 80031c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6899      	ldr	r1, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	7e1b      	ldrb	r3, [r3, #24]
 80031d0:	005a      	lsls	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d027      	beq.n	8003234 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003202:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	3b01      	subs	r3, #1
 800320a:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 800320e:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	fa92 f2a2 	rbit	r2, r2
 8003216:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	fab2 f282 	clz	r2, r2
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	fa03 f102 	lsl.w	r1, r3, r2
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	e007      	b.n	8003244 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003242:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003252:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	3b01      	subs	r3, #1
 8003260:	051a      	lsls	r2, r3, #20
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003278:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6899      	ldr	r1, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003286:	025a      	lsls	r2, r3, #9
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800329e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6899      	ldr	r1, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	029a      	lsls	r2, r3, #10
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40012300 	.word	0x40012300
 80032c4:	0f000001 	.word	0x0f000001

080032c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e0ed      	b.n	80034b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d102      	bne.n	80032ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7fe fee8 	bl	80020bc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032fc:	f7ff fd38 	bl	8002d70 <HAL_GetTick>
 8003300:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003302:	e012      	b.n	800332a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003304:	f7ff fd34 	bl	8002d70 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b0a      	cmp	r3, #10
 8003310:	d90b      	bls.n	800332a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2205      	movs	r2, #5
 8003322:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e0c5      	b.n	80034b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0e5      	beq.n	8003304 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0202 	bic.w	r2, r2, #2
 8003346:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003348:	f7ff fd12 	bl	8002d70 <HAL_GetTick>
 800334c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800334e:	e012      	b.n	8003376 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003350:	f7ff fd0e 	bl	8002d70 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b0a      	cmp	r3, #10
 800335c:	d90b      	bls.n	8003376 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003362:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2205      	movs	r2, #5
 800336e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e09f      	b.n	80034b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1e5      	bne.n	8003350 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	7e1b      	ldrb	r3, [r3, #24]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d108      	bne.n	800339e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	e007      	b.n	80033ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	7e5b      	ldrb	r3, [r3, #25]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d108      	bne.n	80033c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	e007      	b.n	80033d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	7e9b      	ldrb	r3, [r3, #26]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d108      	bne.n	80033f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f042 0220 	orr.w	r2, r2, #32
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	e007      	b.n	8003402 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0220 	bic.w	r2, r2, #32
 8003400:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	7edb      	ldrb	r3, [r3, #27]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d108      	bne.n	800341c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0210 	bic.w	r2, r2, #16
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e007      	b.n	800342c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0210 	orr.w	r2, r2, #16
 800342a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	7f1b      	ldrb	r3, [r3, #28]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d108      	bne.n	8003446 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0208 	orr.w	r2, r2, #8
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	e007      	b.n	8003456 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0208 	bic.w	r2, r2, #8
 8003454:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	7f5b      	ldrb	r3, [r3, #29]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d108      	bne.n	8003470 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f042 0204 	orr.w	r2, r2, #4
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	e007      	b.n	8003480 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0204 	bic.w	r2, r2, #4
 800347e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	ea42 0103 	orr.w	r1, r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	1e5a      	subs	r2, r3, #1
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
	...

080034c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80034d8:	7cfb      	ldrb	r3, [r7, #19]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d003      	beq.n	80034e6 <HAL_CAN_ConfigFilter+0x26>
 80034de:	7cfb      	ldrb	r3, [r7, #19]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	f040 80be 	bne.w	8003662 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80034e6:	4b65      	ldr	r3, [pc, #404]	@ (800367c <HAL_CAN_ConfigFilter+0x1bc>)
 80034e8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003500:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	021b      	lsls	r3, r3, #8
 8003516:	431a      	orrs	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	2201      	movs	r2, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	43db      	mvns	r3, r3
 8003538:	401a      	ands	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d123      	bne.n	8003590 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	43db      	mvns	r3, r3
 8003552:	401a      	ands	r2, r3
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800356a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	3248      	adds	r2, #72	@ 0x48
 8003570:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003584:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003586:	6979      	ldr	r1, [r7, #20]
 8003588:	3348      	adds	r3, #72	@ 0x48
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	440b      	add	r3, r1
 800358e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d122      	bne.n	80035de <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	431a      	orrs	r2, r3
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80035b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	3248      	adds	r2, #72	@ 0x48
 80035be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035d4:	6979      	ldr	r1, [r7, #20]
 80035d6:	3348      	adds	r3, #72	@ 0x48
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	440b      	add	r3, r1
 80035dc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	43db      	mvns	r3, r3
 80035f0:	401a      	ands	r2, r3
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80035f8:	e007      	b.n	800360a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	431a      	orrs	r2, r3
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d109      	bne.n	8003626 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	43db      	mvns	r3, r3
 800361c:	401a      	ands	r2, r3
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003624:	e007      	b.n	8003636 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	431a      	orrs	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d107      	bne.n	800364e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	431a      	orrs	r2, r3
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003654:	f023 0201 	bic.w	r2, r3, #1
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800365e:	2300      	movs	r3, #0
 8003660:	e006      	b.n	8003670 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
  }
}
 8003670:	4618      	mov	r0, r3
 8003672:	371c      	adds	r7, #28
 8003674:	46bd      	mov	sp, r7
 8003676:	bc80      	pop	{r7}
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	40006400 	.word	0x40006400

08003680 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b01      	cmp	r3, #1
 8003692:	d12e      	bne.n	80036f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0201 	bic.w	r2, r2, #1
 80036aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80036ac:	f7ff fb60 	bl	8002d70 <HAL_GetTick>
 80036b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80036b2:	e012      	b.n	80036da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036b4:	f7ff fb5c 	bl	8002d70 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b0a      	cmp	r3, #10
 80036c0:	d90b      	bls.n	80036da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2205      	movs	r2, #5
 80036d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e012      	b.n	8003700 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e5      	bne.n	80036b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e006      	b.n	8003700 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
  }
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003708:	b480      	push	{r7}
 800370a:	b089      	sub	sp, #36	@ 0x24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800371c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003726:	7ffb      	ldrb	r3, [r7, #31]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d003      	beq.n	8003734 <HAL_CAN_AddTxMessage+0x2c>
 800372c:	7ffb      	ldrb	r3, [r7, #31]
 800372e:	2b02      	cmp	r3, #2
 8003730:	f040 80ad 	bne.w	800388e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10a      	bne.n	8003754 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003744:	2b00      	cmp	r3, #0
 8003746:	d105      	bne.n	8003754 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 8095 	beq.w	800387e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	0e1b      	lsrs	r3, r3, #24
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800375e:	2201      	movs	r2, #1
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	409a      	lsls	r2, r3
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d10d      	bne.n	800378c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800377a:	68f9      	ldr	r1, [r7, #12]
 800377c:	6809      	ldr	r1, [r1, #0]
 800377e:	431a      	orrs	r2, r3
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	3318      	adds	r3, #24
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	440b      	add	r3, r1
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	e00f      	b.n	80037ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003796:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800379c:	68f9      	ldr	r1, [r7, #12]
 800379e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80037a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	3318      	adds	r3, #24
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	440b      	add	r3, r1
 80037aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6819      	ldr	r1, [r3, #0]
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	3318      	adds	r3, #24
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	440b      	add	r3, r1
 80037bc:	3304      	adds	r3, #4
 80037be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	7d1b      	ldrb	r3, [r3, #20]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d111      	bne.n	80037ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	3318      	adds	r3, #24
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	4413      	add	r3, r2
 80037d4:	3304      	adds	r3, #4
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	6811      	ldr	r1, [r2, #0]
 80037dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	3318      	adds	r3, #24
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	440b      	add	r3, r1
 80037e8:	3304      	adds	r3, #4
 80037ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3307      	adds	r3, #7
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	061a      	lsls	r2, r3, #24
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3306      	adds	r3, #6
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	041b      	lsls	r3, r3, #16
 80037fc:	431a      	orrs	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3305      	adds	r3, #5
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	021b      	lsls	r3, r3, #8
 8003806:	4313      	orrs	r3, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	3204      	adds	r2, #4
 800380c:	7812      	ldrb	r2, [r2, #0]
 800380e:	4610      	mov	r0, r2
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	6811      	ldr	r1, [r2, #0]
 8003814:	ea43 0200 	orr.w	r2, r3, r0
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	440b      	add	r3, r1
 800381e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003822:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3303      	adds	r3, #3
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	061a      	lsls	r2, r3, #24
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3302      	adds	r3, #2
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	041b      	lsls	r3, r3, #16
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3301      	adds	r3, #1
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	021b      	lsls	r3, r3, #8
 800383e:	4313      	orrs	r3, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	7812      	ldrb	r2, [r2, #0]
 8003844:	4610      	mov	r0, r2
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	6811      	ldr	r1, [r2, #0]
 800384a:	ea43 0200 	orr.w	r2, r3, r0
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	440b      	add	r3, r1
 8003854:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003858:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	3318      	adds	r3, #24
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	4413      	add	r3, r2
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	6811      	ldr	r1, [r2, #0]
 800386c:	f043 0201 	orr.w	r2, r3, #1
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	3318      	adds	r3, #24
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	440b      	add	r3, r1
 8003878:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	e00e      	b.n	800389c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e006      	b.n	800389c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	3724      	adds	r7, #36	@ 0x24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr

080038a6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b085      	sub	sp, #20
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038b8:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80038ba:	7afb      	ldrb	r3, [r7, #11]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d002      	beq.n	80038c6 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80038c0:	7afb      	ldrb	r3, [r7, #11]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d11d      	bne.n	8003902 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d002      	beq.n	80038da <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3301      	adds	r3, #1
 80038d8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	3301      	adds	r3, #1
 80038ec:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	3301      	adds	r3, #1
 8003900:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003902:	68fb      	ldr	r3, [r7, #12]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800390e:	b480      	push	{r7}
 8003910:	b087      	sub	sp, #28
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	607a      	str	r2, [r7, #4]
 800391a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003922:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003924:	7dfb      	ldrb	r3, [r7, #23]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d003      	beq.n	8003932 <HAL_CAN_GetRxMessage+0x24>
 800392a:	7dfb      	ldrb	r3, [r7, #23]
 800392c:	2b02      	cmp	r3, #2
 800392e:	f040 8103 	bne.w	8003b38 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10e      	bne.n	8003956 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d116      	bne.n	8003974 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e0f7      	b.n	8003b46 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f003 0303 	and.w	r3, r3, #3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0e8      	b.n	8003b46 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	331b      	adds	r3, #27
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	4413      	add	r3, r2
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0204 	and.w	r2, r3, #4
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10c      	bne.n	80039ac <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	331b      	adds	r3, #27
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	4413      	add	r3, r2
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	0d5b      	lsrs	r3, r3, #21
 80039a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	e00b      	b.n	80039c4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	331b      	adds	r3, #27
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	4413      	add	r3, r2
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	08db      	lsrs	r3, r3, #3
 80039bc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	331b      	adds	r3, #27
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	4413      	add	r3, r2
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0202 	and.w	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	331b      	adds	r3, #27
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	4413      	add	r3, r2
 80039e6:	3304      	adds	r3, #4
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2208      	movs	r2, #8
 80039f6:	611a      	str	r2, [r3, #16]
 80039f8:	e00b      	b.n	8003a12 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	331b      	adds	r3, #27
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	4413      	add	r3, r2
 8003a06:	3304      	adds	r3, #4
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 020f 	and.w	r2, r3, #15
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	331b      	adds	r3, #27
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	4413      	add	r3, r2
 8003a1e:	3304      	adds	r3, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	331b      	adds	r3, #27
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	4413      	add	r3, r2
 8003a36:	3304      	adds	r3, #4
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	0c1b      	lsrs	r3, r3, #16
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	011b      	lsls	r3, r3, #4
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	4413      	add	r3, r2
 8003a62:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	0a1a      	lsrs	r2, r3, #8
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	4413      	add	r3, r2
 8003a7c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	0c1a      	lsrs	r2, r3, #16
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	3302      	adds	r3, #2
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	4413      	add	r3, r2
 8003a96:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	0e1a      	lsrs	r2, r3, #24
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	3303      	adds	r3, #3
 8003aa2:	b2d2      	uxtb	r2, r2
 8003aa4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	3304      	adds	r3, #4
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	0a1a      	lsrs	r2, r3, #8
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	3305      	adds	r3, #5
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	4413      	add	r3, r2
 8003ae2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	0c1a      	lsrs	r2, r3, #16
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	3306      	adds	r3, #6
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	011b      	lsls	r3, r3, #4
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	0e1a      	lsrs	r2, r3, #24
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	3307      	adds	r3, #7
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d108      	bne.n	8003b24 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68da      	ldr	r2, [r3, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 0220 	orr.w	r2, r2, #32
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	e007      	b.n	8003b34 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	691a      	ldr	r2, [r3, #16]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0220 	orr.w	r2, r2, #32
 8003b32:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003b34:	2300      	movs	r3, #0
 8003b36:	e006      	b.n	8003b46 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
  }
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	371c      	adds	r7, #28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc80      	pop	{r7}
 8003b4e:	4770      	bx	lr

08003b50 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b60:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d002      	beq.n	8003b6e <HAL_CAN_ActivateNotification+0x1e>
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d109      	bne.n	8003b82 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6959      	ldr	r1, [r3, #20]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	e006      	b.n	8003b90 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
  }
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr

08003b9a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b08a      	sub	sp, #40	@ 0x28
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d07c      	beq.n	8003cda <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d023      	beq.n	8003c32 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f983 	bl	8003f08 <HAL_CAN_TxMailbox0CompleteCallback>
 8003c02:	e016      	b.n	8003c32 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	f003 0304 	and.w	r3, r3, #4
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d004      	beq.n	8003c18 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c16:	e00c      	b.n	8003c32 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c2a:	e002      	b.n	8003c32 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f986 	bl	8003f3e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d024      	beq.n	8003c86 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f962 	bl	8003f1a <HAL_CAN_TxMailbox1CompleteCallback>
 8003c56:	e016      	b.n	8003c86 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6a:	e00c      	b.n	8003c86 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d004      	beq.n	8003c80 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c7e:	e002      	b.n	8003c86 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f965 	bl	8003f50 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d024      	beq.n	8003cda <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f941 	bl	8003f2c <HAL_CAN_TxMailbox2CompleteCallback>
 8003caa:	e016      	b.n	8003cda <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d004      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cbe:	e00c      	b.n	8003cda <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d004      	beq.n	8003cd4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd2:	e002      	b.n	8003cda <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f944 	bl	8003f62 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	f003 0308 	and.w	r3, r3, #8
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00c      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f003 0310 	and.w	r3, r3, #16
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d007      	beq.n	8003cfe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cf4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2210      	movs	r2, #16
 8003cfc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003cfe:	6a3b      	ldr	r3, [r7, #32]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00b      	beq.n	8003d20 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d006      	beq.n	8003d20 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2208      	movs	r2, #8
 8003d18:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f92a 	bl	8003f74 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d009      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7fd fc63 	bl	8001604 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00c      	beq.n	8003d62 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f003 0310 	and.w	r3, r3, #16
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d007      	beq.n	8003d62 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2210      	movs	r2, #16
 8003d60:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	f003 0320 	and.w	r3, r3, #32
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00b      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d006      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f90a 	bl	8003f98 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	f003 0310 	and.w	r3, r3, #16
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d009      	beq.n	8003da2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f8f2 	bl	8003f86 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003da2:	6a3b      	ldr	r3, [r7, #32]
 8003da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00b      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0310 	and.w	r3, r3, #16
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d006      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2210      	movs	r2, #16
 8003dbc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f8f3 	bl	8003faa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00b      	beq.n	8003de6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d006      	beq.n	8003de6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2208      	movs	r2, #8
 8003dde:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 f8eb 	bl	8003fbc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d07b      	beq.n	8003ee8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d072      	beq.n	8003ee0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003dfa:	6a3b      	ldr	r3, [r7, #32]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003e16:	6a3b      	ldr	r3, [r7, #32]
 8003e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
 8003e30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d008      	beq.n	8003e4e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	f043 0304 	orr.w	r3, r3, #4
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e4e:	6a3b      	ldr	r3, [r7, #32]
 8003e50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d043      	beq.n	8003ee0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d03e      	beq.n	8003ee0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e68:	2b60      	cmp	r3, #96	@ 0x60
 8003e6a:	d02b      	beq.n	8003ec4 <HAL_CAN_IRQHandler+0x32a>
 8003e6c:	2b60      	cmp	r3, #96	@ 0x60
 8003e6e:	d82e      	bhi.n	8003ece <HAL_CAN_IRQHandler+0x334>
 8003e70:	2b50      	cmp	r3, #80	@ 0x50
 8003e72:	d022      	beq.n	8003eba <HAL_CAN_IRQHandler+0x320>
 8003e74:	2b50      	cmp	r3, #80	@ 0x50
 8003e76:	d82a      	bhi.n	8003ece <HAL_CAN_IRQHandler+0x334>
 8003e78:	2b40      	cmp	r3, #64	@ 0x40
 8003e7a:	d019      	beq.n	8003eb0 <HAL_CAN_IRQHandler+0x316>
 8003e7c:	2b40      	cmp	r3, #64	@ 0x40
 8003e7e:	d826      	bhi.n	8003ece <HAL_CAN_IRQHandler+0x334>
 8003e80:	2b30      	cmp	r3, #48	@ 0x30
 8003e82:	d010      	beq.n	8003ea6 <HAL_CAN_IRQHandler+0x30c>
 8003e84:	2b30      	cmp	r3, #48	@ 0x30
 8003e86:	d822      	bhi.n	8003ece <HAL_CAN_IRQHandler+0x334>
 8003e88:	2b10      	cmp	r3, #16
 8003e8a:	d002      	beq.n	8003e92 <HAL_CAN_IRQHandler+0x2f8>
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d005      	beq.n	8003e9c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003e90:	e01d      	b.n	8003ece <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	f043 0308 	orr.w	r3, r3, #8
 8003e98:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003e9a:	e019      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9e:	f043 0310 	orr.w	r3, r3, #16
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ea4:	e014      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	f043 0320 	orr.w	r3, r3, #32
 8003eac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003eae:	e00f      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003eb8:	e00a      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ec2:	e005      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ecc:	e000      	b.n	8003ed0 <HAL_CAN_IRQHandler+0x336>
            break;
 8003ece:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699a      	ldr	r2, [r3, #24]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003ede:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d008      	beq.n	8003f00 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f867 	bl	8003fce <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003f00:	bf00      	nop
 8003f02:	3728      	adds	r7, #40	@ 0x28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bc80      	pop	{r7}
 8003f18:	4770      	bx	lr

08003f1a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bc80      	pop	{r7}
 8003f2a:	4770      	bx	lr

08003f2c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr

08003f3e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr

08003f50 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr

08003f74 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr

08003f86 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr

08003f98 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bc80      	pop	{r7}
 8003fa8:	4770      	bx	lr

08003faa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bc80      	pop	{r7}
 8003fde:	4770      	bx	lr

08003fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004008:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800400c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004012:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <__NVIC_SetPriorityGrouping+0x44>)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	60d3      	str	r3, [r2, #12]
}
 8004018:	bf00      	nop
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	e000ed00 	.word	0xe000ed00

08004028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800402c:	4b04      	ldr	r3, [pc, #16]	@ (8004040 <__NVIC_GetPriorityGrouping+0x18>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	f003 0307 	and.w	r3, r3, #7
}
 8004036:	4618      	mov	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000ed00 	.word	0xe000ed00

08004044 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004052:	2b00      	cmp	r3, #0
 8004054:	db0b      	blt.n	800406e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	f003 021f 	and.w	r2, r3, #31
 800405c:	4906      	ldr	r1, [pc, #24]	@ (8004078 <__NVIC_EnableIRQ+0x34>)
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	2001      	movs	r0, #1
 8004066:	fa00 f202 	lsl.w	r2, r0, r2
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr
 8004078:	e000e100 	.word	0xe000e100

0800407c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	4603      	mov	r3, r0
 8004084:	6039      	str	r1, [r7, #0]
 8004086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408c:	2b00      	cmp	r3, #0
 800408e:	db0a      	blt.n	80040a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	b2da      	uxtb	r2, r3
 8004094:	490c      	ldr	r1, [pc, #48]	@ (80040c8 <__NVIC_SetPriority+0x4c>)
 8004096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409a:	0112      	lsls	r2, r2, #4
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	440b      	add	r3, r1
 80040a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a4:	e00a      	b.n	80040bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	4908      	ldr	r1, [pc, #32]	@ (80040cc <__NVIC_SetPriority+0x50>)
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3b04      	subs	r3, #4
 80040b4:	0112      	lsls	r2, r2, #4
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	440b      	add	r3, r1
 80040ba:	761a      	strb	r2, [r3, #24]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	e000e100 	.word	0xe000e100
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b089      	sub	sp, #36	@ 0x24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f1c3 0307 	rsb	r3, r3, #7
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	bf28      	it	cs
 80040ee:	2304      	movcs	r3, #4
 80040f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2b06      	cmp	r3, #6
 80040f8:	d902      	bls.n	8004100 <NVIC_EncodePriority+0x30>
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3b03      	subs	r3, #3
 80040fe:	e000      	b.n	8004102 <NVIC_EncodePriority+0x32>
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004104:	f04f 32ff 	mov.w	r2, #4294967295
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43da      	mvns	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	401a      	ands	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004118:	f04f 31ff 	mov.w	r1, #4294967295
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43d9      	mvns	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004128:	4313      	orrs	r3, r2
         );
}
 800412a:	4618      	mov	r0, r3
 800412c:	3724      	adds	r7, #36	@ 0x24
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr

08004134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3b01      	subs	r3, #1
 8004140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004144:	d301      	bcc.n	800414a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004146:	2301      	movs	r3, #1
 8004148:	e00f      	b.n	800416a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800414a:	4a0a      	ldr	r2, [pc, #40]	@ (8004174 <SysTick_Config+0x40>)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3b01      	subs	r3, #1
 8004150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004152:	210f      	movs	r1, #15
 8004154:	f04f 30ff 	mov.w	r0, #4294967295
 8004158:	f7ff ff90 	bl	800407c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800415c:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <SysTick_Config+0x40>)
 800415e:	2200      	movs	r2, #0
 8004160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004162:	4b04      	ldr	r3, [pc, #16]	@ (8004174 <SysTick_Config+0x40>)
 8004164:	2207      	movs	r2, #7
 8004166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	e000e010 	.word	0xe000e010

08004178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7ff ff2d 	bl	8003fe0 <__NVIC_SetPriorityGrouping>
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800418e:	b580      	push	{r7, lr}
 8004190:	b086      	sub	sp, #24
 8004192:	af00      	add	r7, sp, #0
 8004194:	4603      	mov	r3, r0
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041a0:	f7ff ff42 	bl	8004028 <__NVIC_GetPriorityGrouping>
 80041a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	68b9      	ldr	r1, [r7, #8]
 80041aa:	6978      	ldr	r0, [r7, #20]
 80041ac:	f7ff ff90 	bl	80040d0 <NVIC_EncodePriority>
 80041b0:	4602      	mov	r2, r0
 80041b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041b6:	4611      	mov	r1, r2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff ff5f 	bl	800407c <__NVIC_SetPriority>
}
 80041be:	bf00      	nop
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	4603      	mov	r3, r0
 80041ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff ff35 	bl	8004044 <__NVIC_EnableIRQ>
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7ff ffa2 	bl	8004134 <SysTick_Config>
 80041f0:	4603      	mov	r3, r0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004206:	2300      	movs	r3, #0
 8004208:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800420a:	e16f      	b.n	80044ec <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	2101      	movs	r1, #1
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	fa01 f303 	lsl.w	r3, r1, r3
 8004218:	4013      	ands	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 8161 	beq.w	80044e6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b01      	cmp	r3, #1
 800422e:	d005      	beq.n	800423c <HAL_GPIO_Init+0x40>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f003 0303 	and.w	r3, r3, #3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d130      	bne.n	800429e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	2203      	movs	r2, #3
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4013      	ands	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	68da      	ldr	r2, [r3, #12]
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004272:	2201      	movs	r2, #1
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	43db      	mvns	r3, r3
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4013      	ands	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	091b      	lsrs	r3, r3, #4
 8004288:	f003 0201 	and.w	r2, r3, #1
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d017      	beq.n	80042da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	2203      	movs	r2, #3
 80042b6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ba:	43db      	mvns	r3, r3
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4013      	ands	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d123      	bne.n	800432e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	08da      	lsrs	r2, r3, #3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	3208      	adds	r2, #8
 80042ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	220f      	movs	r2, #15
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43db      	mvns	r3, r3
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4013      	ands	r3, r2
 8004308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	08da      	lsrs	r2, r3, #3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3208      	adds	r2, #8
 8004328:	6939      	ldr	r1, [r7, #16]
 800432a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	2203      	movs	r2, #3
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43db      	mvns	r3, r3
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4013      	ands	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 0203 	and.w	r2, r3, #3
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	fa02 f303 	lsl.w	r3, r2, r3
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 80bb 	beq.w	80044e6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004370:	2300      	movs	r3, #0
 8004372:	60bb      	str	r3, [r7, #8]
 8004374:	4b64      	ldr	r3, [pc, #400]	@ (8004508 <HAL_GPIO_Init+0x30c>)
 8004376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004378:	4a63      	ldr	r2, [pc, #396]	@ (8004508 <HAL_GPIO_Init+0x30c>)
 800437a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800437e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004380:	4b61      	ldr	r3, [pc, #388]	@ (8004508 <HAL_GPIO_Init+0x30c>)
 8004382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004384:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800438c:	4a5f      	ldr	r2, [pc, #380]	@ (800450c <HAL_GPIO_Init+0x310>)
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	089b      	lsrs	r3, r3, #2
 8004392:	3302      	adds	r3, #2
 8004394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004398:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	220f      	movs	r2, #15
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4013      	ands	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a57      	ldr	r2, [pc, #348]	@ (8004510 <HAL_GPIO_Init+0x314>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d031      	beq.n	800441c <HAL_GPIO_Init+0x220>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a56      	ldr	r2, [pc, #344]	@ (8004514 <HAL_GPIO_Init+0x318>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d02b      	beq.n	8004418 <HAL_GPIO_Init+0x21c>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a55      	ldr	r2, [pc, #340]	@ (8004518 <HAL_GPIO_Init+0x31c>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d025      	beq.n	8004414 <HAL_GPIO_Init+0x218>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a54      	ldr	r2, [pc, #336]	@ (800451c <HAL_GPIO_Init+0x320>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d01f      	beq.n	8004410 <HAL_GPIO_Init+0x214>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a53      	ldr	r2, [pc, #332]	@ (8004520 <HAL_GPIO_Init+0x324>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d019      	beq.n	800440c <HAL_GPIO_Init+0x210>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a52      	ldr	r2, [pc, #328]	@ (8004524 <HAL_GPIO_Init+0x328>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d013      	beq.n	8004408 <HAL_GPIO_Init+0x20c>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a51      	ldr	r2, [pc, #324]	@ (8004528 <HAL_GPIO_Init+0x32c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d00d      	beq.n	8004404 <HAL_GPIO_Init+0x208>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a50      	ldr	r2, [pc, #320]	@ (800452c <HAL_GPIO_Init+0x330>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d007      	beq.n	8004400 <HAL_GPIO_Init+0x204>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a4f      	ldr	r2, [pc, #316]	@ (8004530 <HAL_GPIO_Init+0x334>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d101      	bne.n	80043fc <HAL_GPIO_Init+0x200>
 80043f8:	2308      	movs	r3, #8
 80043fa:	e010      	b.n	800441e <HAL_GPIO_Init+0x222>
 80043fc:	2309      	movs	r3, #9
 80043fe:	e00e      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004400:	2307      	movs	r3, #7
 8004402:	e00c      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004404:	2306      	movs	r3, #6
 8004406:	e00a      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004408:	2305      	movs	r3, #5
 800440a:	e008      	b.n	800441e <HAL_GPIO_Init+0x222>
 800440c:	2304      	movs	r3, #4
 800440e:	e006      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004410:	2303      	movs	r3, #3
 8004412:	e004      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004414:	2302      	movs	r3, #2
 8004416:	e002      	b.n	800441e <HAL_GPIO_Init+0x222>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <HAL_GPIO_Init+0x222>
 800441c:	2300      	movs	r3, #0
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	f002 0203 	and.w	r2, r2, #3
 8004424:	0092      	lsls	r2, r2, #2
 8004426:	4093      	lsls	r3, r2
 8004428:	461a      	mov	r2, r3
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004430:	4936      	ldr	r1, [pc, #216]	@ (800450c <HAL_GPIO_Init+0x310>)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	3302      	adds	r3, #2
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800443e:	4b3d      	ldr	r3, [pc, #244]	@ (8004534 <HAL_GPIO_Init+0x338>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	43db      	mvns	r3, r3
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004462:	4a34      	ldr	r2, [pc, #208]	@ (8004534 <HAL_GPIO_Init+0x338>)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004468:	4b32      	ldr	r3, [pc, #200]	@ (8004534 <HAL_GPIO_Init+0x338>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	43db      	mvns	r3, r3
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4013      	ands	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800448c:	4a29      	ldr	r2, [pc, #164]	@ (8004534 <HAL_GPIO_Init+0x338>)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004492:	4b28      	ldr	r3, [pc, #160]	@ (8004534 <HAL_GPIO_Init+0x338>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	43db      	mvns	r3, r3
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4013      	ands	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80044b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004534 <HAL_GPIO_Init+0x338>)
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004534 <HAL_GPIO_Init+0x338>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	43db      	mvns	r3, r3
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	4013      	ands	r3, r2
 80044ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80044e0:	4a14      	ldr	r2, [pc, #80]	@ (8004534 <HAL_GPIO_Init+0x338>)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	3301      	adds	r3, #1
 80044ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	fa22 f303 	lsr.w	r3, r2, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f47f ae88 	bne.w	800420c <HAL_GPIO_Init+0x10>
  }
}
 80044fc:	bf00      	nop
 80044fe:	bf00      	nop
 8004500:	371c      	adds	r7, #28
 8004502:	46bd      	mov	sp, r7
 8004504:	bc80      	pop	{r7}
 8004506:	4770      	bx	lr
 8004508:	40023800 	.word	0x40023800
 800450c:	40013800 	.word	0x40013800
 8004510:	40020000 	.word	0x40020000
 8004514:	40020400 	.word	0x40020400
 8004518:	40020800 	.word	0x40020800
 800451c:	40020c00 	.word	0x40020c00
 8004520:	40021000 	.word	0x40021000
 8004524:	40021400 	.word	0x40021400
 8004528:	40021800 	.word	0x40021800
 800452c:	40021c00 	.word	0x40021c00
 8004530:	40022000 	.word	0x40022000
 8004534:	40013c00 	.word	0x40013c00

08004538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	460b      	mov	r3, r1
 8004542:	807b      	strh	r3, [r7, #2]
 8004544:	4613      	mov	r3, r2
 8004546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004548:	787b      	ldrb	r3, [r7, #1]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800454e:	887a      	ldrh	r2, [r7, #2]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004554:	e003      	b.n	800455e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004556:	887b      	ldrh	r3, [r7, #2]
 8004558:	041a      	lsls	r2, r3, #16
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	619a      	str	r2, [r3, #24]
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr

08004568 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	460b      	mov	r3, r1
 8004572:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800457a:	887a      	ldrh	r2, [r7, #2]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4013      	ands	r3, r2
 8004580:	041a      	lsls	r2, r3, #16
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	43d9      	mvns	r1, r3
 8004586:	887b      	ldrh	r3, [r7, #2]
 8004588:	400b      	ands	r3, r1
 800458a:	431a      	orrs	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	619a      	str	r2, [r3, #24]
}
 8004590:	bf00      	nop
 8004592:	3714      	adds	r7, #20
 8004594:	46bd      	mov	sp, r7
 8004596:	bc80      	pop	{r7}
 8004598:	4770      	bx	lr

0800459a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b086      	sub	sp, #24
 800459e:	af02      	add	r7, sp, #8
 80045a0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e101      	b.n	80047b0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f006 fcc6 	bl	800af58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2203      	movs	r2, #3
 80045d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045da:	d102      	bne.n	80045e2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f003 fcfa 	bl	8007fe0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6818      	ldr	r0, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	7c1a      	ldrb	r2, [r3, #16]
 80045f4:	f88d 2000 	strb.w	r2, [sp]
 80045f8:	3304      	adds	r3, #4
 80045fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045fc:	f003 fbe4 	bl	8007dc8 <USB_CoreInit>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e0ce      	b.n	80047b0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2100      	movs	r1, #0
 8004618:	4618      	mov	r0, r3
 800461a:	f003 fcf1 	bl	8008000 <USB_SetCurrentMode>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0bf      	b.n	80047b0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004630:	2300      	movs	r3, #0
 8004632:	73fb      	strb	r3, [r7, #15]
 8004634:	e04a      	b.n	80046cc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004636:	7bfa      	ldrb	r2, [r7, #15]
 8004638:	6879      	ldr	r1, [r7, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4413      	add	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	440b      	add	r3, r1
 8004644:	3315      	adds	r3, #21
 8004646:	2201      	movs	r2, #1
 8004648:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800464a:	7bfa      	ldrb	r2, [r7, #15]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4413      	add	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	3314      	adds	r3, #20
 800465a:	7bfa      	ldrb	r2, [r7, #15]
 800465c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800465e:	7bfa      	ldrb	r2, [r7, #15]
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	b298      	uxth	r0, r3
 8004664:	6879      	ldr	r1, [r7, #4]
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	440b      	add	r3, r1
 8004670:	332e      	adds	r3, #46	@ 0x2e
 8004672:	4602      	mov	r2, r0
 8004674:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004676:	7bfa      	ldrb	r2, [r7, #15]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	3318      	adds	r3, #24
 8004686:	2200      	movs	r2, #0
 8004688:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800468a:	7bfa      	ldrb	r2, [r7, #15]
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	331c      	adds	r3, #28
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800469e:	7bfa      	ldrb	r2, [r7, #15]
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	4613      	mov	r3, r2
 80046a4:	00db      	lsls	r3, r3, #3
 80046a6:	4413      	add	r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	440b      	add	r3, r1
 80046ac:	3320      	adds	r3, #32
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046b2:	7bfa      	ldrb	r2, [r7, #15]
 80046b4:	6879      	ldr	r1, [r7, #4]
 80046b6:	4613      	mov	r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	3324      	adds	r3, #36	@ 0x24
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	3301      	adds	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	791b      	ldrb	r3, [r3, #4]
 80046d0:	7bfa      	ldrb	r2, [r7, #15]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d3af      	bcc.n	8004636 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046d6:	2300      	movs	r3, #0
 80046d8:	73fb      	strb	r3, [r7, #15]
 80046da:	e044      	b.n	8004766 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80046dc:	7bfa      	ldrb	r2, [r7, #15]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4413      	add	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80046ee:	2200      	movs	r2, #0
 80046f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80046f2:	7bfa      	ldrb	r2, [r7, #15]
 80046f4:	6879      	ldr	r1, [r7, #4]
 80046f6:	4613      	mov	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	4413      	add	r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004704:	7bfa      	ldrb	r2, [r7, #15]
 8004706:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004708:	7bfa      	ldrb	r2, [r7, #15]
 800470a:	6879      	ldr	r1, [r7, #4]
 800470c:	4613      	mov	r3, r2
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4413      	add	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800471a:	2200      	movs	r2, #0
 800471c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800471e:	7bfa      	ldrb	r2, [r7, #15]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	4413      	add	r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004730:	2200      	movs	r2, #0
 8004732:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004734:	7bfa      	ldrb	r2, [r7, #15]
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	4613      	mov	r3, r2
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4413      	add	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800474a:	7bfa      	ldrb	r2, [r7, #15]
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	4613      	mov	r3, r2
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4413      	add	r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	440b      	add	r3, r1
 8004758:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	3301      	adds	r3, #1
 8004764:	73fb      	strb	r3, [r7, #15]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	791b      	ldrb	r3, [r3, #4]
 800476a:	7bfa      	ldrb	r2, [r7, #15]
 800476c:	429a      	cmp	r2, r3
 800476e:	d3b5      	bcc.n	80046dc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6818      	ldr	r0, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	7c1a      	ldrb	r2, [r3, #16]
 8004778:	f88d 2000 	strb.w	r2, [sp]
 800477c:	3304      	adds	r3, #4
 800477e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004780:	f003 fc8a 	bl	8008098 <USB_DevInit>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d005      	beq.n	8004796 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2202      	movs	r2, #2
 800478e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e00c      	b.n	80047b0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f004 fcc1 	bl	8009130 <USB_DevDisconnect>

  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d101      	bne.n	80047ce <HAL_PCD_Start+0x16>
 80047ca:	2302      	movs	r3, #2
 80047cc:	e012      	b.n	80047f4 <HAL_PCD_Start+0x3c>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f003 fbf0 	bl	8007fc0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f004 fc83 	bl	80090f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80047fc:	b590      	push	{r4, r7, lr}
 80047fe:	b08d      	sub	sp, #52	@ 0x34
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	6a3b      	ldr	r3, [r7, #32]
 800480c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	f004 fd3a 	bl	800928c <USB_GetMode>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	f040 847e 	bne.w	800511c <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4618      	mov	r0, r3
 8004826:	f004 fca3 	bl	8009170 <USB_ReadInterrupts>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 8474 	beq.w	800511a <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	0a1b      	lsrs	r3, r3, #8
 800483c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f004 fc90 	bl	8009170 <USB_ReadInterrupts>
 8004850:	4603      	mov	r3, r0
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b02      	cmp	r3, #2
 8004858:	d107      	bne.n	800486a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695a      	ldr	r2, [r3, #20]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f002 0202 	and.w	r2, r2, #2
 8004868:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f004 fc7e 	bl	8009170 <USB_ReadInterrupts>
 8004874:	4603      	mov	r3, r0
 8004876:	f003 0310 	and.w	r3, r3, #16
 800487a:	2b10      	cmp	r3, #16
 800487c:	d161      	bne.n	8004942 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699a      	ldr	r2, [r3, #24]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0210 	bic.w	r2, r2, #16
 800488c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	f003 020f 	and.w	r2, r3, #15
 800489a:	4613      	mov	r3, r2
 800489c:	00db      	lsls	r3, r3, #3
 800489e:	4413      	add	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4413      	add	r3, r2
 80048aa:	3304      	adds	r3, #4
 80048ac:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80048b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048b8:	d124      	bne.n	8004904 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80048c0:	4013      	ands	r3, r2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d035      	beq.n	8004932 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	091b      	lsrs	r3, r3, #4
 80048ce:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80048d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	461a      	mov	r2, r3
 80048d8:	6a38      	ldr	r0, [r7, #32]
 80048da:	f004 fabb 	bl	8008e54 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	68da      	ldr	r2, [r3, #12]
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	091b      	lsrs	r3, r3, #4
 80048e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048ea:	441a      	add	r2, r3
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	695a      	ldr	r2, [r3, #20]
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	091b      	lsrs	r3, r3, #4
 80048f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048fc:	441a      	add	r2, r3
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	615a      	str	r2, [r3, #20]
 8004902:	e016      	b.n	8004932 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800490a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800490e:	d110      	bne.n	8004932 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004916:	2208      	movs	r2, #8
 8004918:	4619      	mov	r1, r3
 800491a:	6a38      	ldr	r0, [r7, #32]
 800491c:	f004 fa9a 	bl	8008e54 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	695a      	ldr	r2, [r3, #20]
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	091b      	lsrs	r3, r3, #4
 8004928:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800492c:	441a      	add	r2, r3
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	699a      	ldr	r2, [r3, #24]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0210 	orr.w	r2, r2, #16
 8004940:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f004 fc12 	bl	8009170 <USB_ReadInterrupts>
 800494c:	4603      	mov	r3, r0
 800494e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004952:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004956:	f040 80a7 	bne.w	8004aa8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800495a:	2300      	movs	r3, #0
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f004 fc16 	bl	8009194 <USB_ReadDevAllOutEpInterrupt>
 8004968:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800496a:	e099      	b.n	8004aa0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 808e 	beq.w	8004a94 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	4611      	mov	r1, r2
 8004982:	4618      	mov	r0, r3
 8004984:	f004 fc38 	bl	80091f8 <USB_ReadDevOutEPInterrupt>
 8004988:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00c      	beq.n	80049ae <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	4413      	add	r3, r2
 800499c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049a0:	461a      	mov	r2, r3
 80049a2:	2301      	movs	r3, #1
 80049a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80049a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fe93 	bl	80056d4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00c      	beq.n	80049d2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80049b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049c4:	461a      	mov	r2, r3
 80049c6:	2308      	movs	r3, #8
 80049c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80049ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 ff69 	bl	80058a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	f003 0310 	and.w	r3, r3, #16
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d008      	beq.n	80049ee <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80049dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049de:	015a      	lsls	r2, r3, #5
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	4413      	add	r3, r2
 80049e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e8:	461a      	mov	r2, r3
 80049ea:	2310      	movs	r3, #16
 80049ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f003 0302 	and.w	r3, r3, #2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d030      	beq.n	8004a5a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a00:	2b80      	cmp	r3, #128	@ 0x80
 8004a02:	d109      	bne.n	8004a18 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	69fa      	ldr	r2, [r7, #28]
 8004a0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a16:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	00db      	lsls	r3, r3, #3
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	4413      	add	r3, r2
 8004a2a:	3304      	adds	r3, #4
 8004a2c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	78db      	ldrb	r3, [r3, #3]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d108      	bne.n	8004a48 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	4619      	mov	r1, r3
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f006 fb9c 	bl	800b180 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a54:	461a      	mov	r2, r3
 8004a56:	2302      	movs	r3, #2
 8004a58:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d008      	beq.n	8004a76 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a66:	015a      	lsls	r2, r3, #5
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a70:	461a      	mov	r2, r3
 8004a72:	2320      	movs	r3, #32
 8004a74:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d009      	beq.n	8004a94 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a92:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	3301      	adds	r3, #1
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9c:	085b      	lsrs	r3, r3, #1
 8004a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f47f af62 	bne.w	800496c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f004 fb5f 	bl	8009170 <USB_ReadInterrupts>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ab8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004abc:	f040 80db 	bne.w	8004c76 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f004 fb7e 	bl	80091c6 <USB_ReadDevAllInEpInterrupt>
 8004aca:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004ad0:	e0cd      	b.n	8004c6e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 80c2 	beq.w	8004c62 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae4:	b2d2      	uxtb	r2, r2
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f004 fba2 	bl	8009232 <USB_ReadDevInEPInterrupt>
 8004aee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d057      	beq.n	8004baa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afc:	f003 030f 	and.w	r3, r3, #15
 8004b00:	2201      	movs	r2, #1
 8004b02:	fa02 f303 	lsl.w	r3, r2, r3
 8004b06:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	43db      	mvns	r3, r3
 8004b14:	69f9      	ldr	r1, [r7, #28]
 8004b16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	799b      	ldrb	r3, [r3, #6]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d132      	bne.n	8004b9e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	3320      	adds	r3, #32
 8004b48:	6819      	ldr	r1, [r3, #0]
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b4e:	4613      	mov	r3, r2
 8004b50:	00db      	lsls	r3, r3, #3
 8004b52:	4413      	add	r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4403      	add	r3, r0
 8004b58:	331c      	adds	r3, #28
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4419      	add	r1, r3
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b62:	4613      	mov	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	4413      	add	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4403      	add	r3, r0
 8004b6c:	3320      	adds	r3, #32
 8004b6e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d113      	bne.n	8004b9e <HAL_PCD_IRQHandler+0x3a2>
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	3324      	adds	r3, #36	@ 0x24
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d108      	bne.n	8004b9e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b96:	461a      	mov	r2, r3
 8004b98:	2101      	movs	r1, #1
 8004b9a:	f004 fba7 	bl	80092ec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f006 fa66 	bl	800b076 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d008      	beq.n	8004bc6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	2308      	movs	r3, #8
 8004bc4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d008      	beq.n	8004be2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bdc:	461a      	mov	r2, r3
 8004bde:	2310      	movs	r3, #16
 8004be0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	2340      	movs	r3, #64	@ 0x40
 8004bfc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d023      	beq.n	8004c50 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004c08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c0a:	6a38      	ldr	r0, [r7, #32]
 8004c0c:	f003 fba8 	bl	8008360 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c12:	4613      	mov	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	4413      	add	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	3310      	adds	r3, #16
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	4413      	add	r3, r2
 8004c20:	3304      	adds	r3, #4
 8004c22:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	78db      	ldrb	r3, [r3, #3]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d108      	bne.n	8004c3e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	4619      	mov	r1, r3
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f006 fab3 	bl	800b1a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c40:	015a      	lsls	r2, r3, #5
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	4413      	add	r3, r2
 8004c46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d003      	beq.n	8004c62 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004c5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 fcac 	bl	80055ba <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	3301      	adds	r3, #1
 8004c66:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f47f af2e 	bne.w	8004ad2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f004 fa78 	bl	8009170 <USB_ReadInterrupts>
 8004c80:	4603      	mov	r3, r0
 8004c82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c8a:	d114      	bne.n	8004cb6 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	69fa      	ldr	r2, [r7, #28]
 8004c96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c9a:	f023 0301 	bic.w	r3, r3, #1
 8004c9e:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f006 fa5f 	bl	800b164 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695a      	ldr	r2, [r3, #20]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004cb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f004 fa58 	bl	8009170 <USB_ReadInterrupts>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cca:	d112      	bne.n	8004cf2 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d102      	bne.n	8004ce2 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f006 fa1b 	bl	800b118 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	695a      	ldr	r2, [r3, #20]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004cf0:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f004 fa3a 	bl	8009170 <USB_ReadInterrupts>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d06:	f040 80b7 	bne.w	8004e78 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	69fa      	ldr	r2, [r7, #28]
 8004d14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2110      	movs	r1, #16
 8004d24:	4618      	mov	r0, r3
 8004d26:	f003 fb1b 	bl	8008360 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d2e:	e046      	b.n	8004dbe <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d42:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d54:	0151      	lsls	r1, r2, #5
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	440a      	add	r2, r1
 8004d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d62:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d66:	015a      	lsls	r2, r3, #5
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d70:	461a      	mov	r2, r3
 8004d72:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d76:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d88:	0151      	lsls	r1, r2, #5
 8004d8a:	69fa      	ldr	r2, [r7, #28]
 8004d8c:	440a      	add	r2, r1
 8004d8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d96:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004da8:	0151      	lsls	r1, r2, #5
 8004daa:	69fa      	ldr	r2, [r7, #28]
 8004dac:	440a      	add	r2, r1
 8004dae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004db2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004db6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dba:	3301      	adds	r3, #1
 8004dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	791b      	ldrb	r3, [r3, #4]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d3b2      	bcc.n	8004d30 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004dd8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004ddc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	7bdb      	ldrb	r3, [r3, #15]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d016      	beq.n	8004e14 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004df0:	69fa      	ldr	r2, [r7, #28]
 8004df2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004df6:	f043 030b 	orr.w	r3, r3, #11
 8004dfa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e0c:	f043 030b 	orr.w	r3, r3, #11
 8004e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e12:	e015      	b.n	8004e40 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004e26:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004e2a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	69fa      	ldr	r2, [r7, #28]
 8004e36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e3a:	f043 030b 	orr.w	r3, r3, #11
 8004e3e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	69fa      	ldr	r2, [r7, #28]
 8004e4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004e52:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6818      	ldr	r0, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004e62:	461a      	mov	r2, r3
 8004e64:	f004 fa42 	bl	80092ec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695a      	ldr	r2, [r3, #20]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004e76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f004 f977 	bl	8009170 <USB_ReadInterrupts>
 8004e82:	4603      	mov	r3, r0
 8004e84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e8c:	d123      	bne.n	8004ed6 <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4618      	mov	r0, r3
 8004e94:	f004 fa07 	bl	80092a6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f003 fad5 	bl	800844c <USB_GetDevSpeed>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681c      	ldr	r4, [r3, #0]
 8004eae:	f001 f99b 	bl	80061e8 <HAL_RCC_GetHCLKFreq>
 8004eb2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4620      	mov	r0, r4
 8004ebc:	f002 ffde 	bl	8007e7c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f006 f900 	bl	800b0c6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695a      	ldr	r2, [r3, #20]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004ed4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f004 f948 	bl	8009170 <USB_ReadInterrupts>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	d10a      	bne.n	8004f00 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f006 f8dd 	bl	800b0aa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f002 0208 	and.w	r2, r2, #8
 8004efe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f004 f933 	bl	8009170 <USB_ReadInterrupts>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f10:	2b80      	cmp	r3, #128	@ 0x80
 8004f12:	d123      	bne.n	8004f5c <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f1c:	6a3b      	ldr	r3, [r7, #32]
 8004f1e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f20:	2301      	movs	r3, #1
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f24:	e014      	b.n	8004f50 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004f26:	6879      	ldr	r1, [r7, #4]
 8004f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4413      	add	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	440b      	add	r3, r1
 8004f34:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d105      	bne.n	8004f4a <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	4619      	mov	r1, r3
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 fb07 	bl	8005558 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	791b      	ldrb	r3, [r3, #4]
 8004f54:	461a      	mov	r2, r3
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d3e4      	bcc.n	8004f26 <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4618      	mov	r0, r3
 8004f62:	f004 f905 	bl	8009170 <USB_ReadInterrupts>
 8004f66:	4603      	mov	r3, r0
 8004f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f70:	d13c      	bne.n	8004fec <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f72:	2301      	movs	r3, #1
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f76:	e02b      	b.n	8004fd0 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	015a      	lsls	r2, r3, #5
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	4413      	add	r3, r2
 8004f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f88:	6879      	ldr	r1, [r7, #4]
 8004f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	4413      	add	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	3318      	adds	r3, #24
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d115      	bne.n	8004fca <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004f9e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	da12      	bge.n	8004fca <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa8:	4613      	mov	r3, r2
 8004faa:	00db      	lsls	r3, r3, #3
 8004fac:	4413      	add	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	440b      	add	r3, r1
 8004fb2:	3317      	adds	r3, #23
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 fac7 	bl	8005558 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	3301      	adds	r3, #1
 8004fce:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	791b      	ldrb	r3, [r3, #4]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d3cd      	bcc.n	8004f78 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695a      	ldr	r2, [r3, #20]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004fea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f004 f8bd 	bl	8009170 <USB_ReadInterrupts>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ffc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005000:	d156      	bne.n	80050b0 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005002:	2301      	movs	r3, #1
 8005004:	627b      	str	r3, [r7, #36]	@ 0x24
 8005006:	e045      	b.n	8005094 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500a:	015a      	lsls	r2, r3, #5
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	4413      	add	r3, r2
 8005010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800501c:	4613      	mov	r3, r2
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d12e      	bne.n	800508e <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005030:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005032:	2b00      	cmp	r3, #0
 8005034:	da2b      	bge.n	800508e <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005042:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005046:	429a      	cmp	r2, r3
 8005048:	d121      	bne.n	800508e <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800504e:	4613      	mov	r3, r2
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	4413      	add	r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	440b      	add	r3, r1
 8005058:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800505c:	2201      	movs	r2, #1
 800505e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10a      	bne.n	800508e <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005086:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800508a:	6053      	str	r3, [r2, #4]
            break;
 800508c:	e008      	b.n	80050a0 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	3301      	adds	r3, #1
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	791b      	ldrb	r3, [r3, #4]
 8005098:	461a      	mov	r2, r3
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	4293      	cmp	r3, r2
 800509e:	d3b3      	bcc.n	8005008 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80050ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f004 f85b 	bl	8009170 <USB_ReadInterrupts>
 80050ba:	4603      	mov	r3, r0
 80050bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80050c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c4:	d10a      	bne.n	80050dc <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f006 f87e 	bl	800b1c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695a      	ldr	r2, [r3, #20]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80050da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f004 f845 	bl	8009170 <USB_ReadInterrupts>
 80050e6:	4603      	mov	r3, r0
 80050e8:	f003 0304 	and.w	r3, r3, #4
 80050ec:	2b04      	cmp	r3, #4
 80050ee:	d115      	bne.n	800511c <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	f003 0304 	and.w	r3, r3, #4
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d002      	beq.n	8005108 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f006 f86e 	bl	800b1e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6859      	ldr	r1, [r3, #4]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	430a      	orrs	r2, r1
 8005116:	605a      	str	r2, [r3, #4]
 8005118:	e000      	b.n	800511c <HAL_PCD_IRQHandler+0x920>
      return;
 800511a:	bf00      	nop
    }
  }
}
 800511c:	3734      	adds	r7, #52	@ 0x34
 800511e:	46bd      	mov	sp, r7
 8005120:	bd90      	pop	{r4, r7, pc}

08005122 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b082      	sub	sp, #8
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	460b      	mov	r3, r1
 800512c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005134:	2b01      	cmp	r3, #1
 8005136:	d101      	bne.n	800513c <HAL_PCD_SetAddress+0x1a>
 8005138:	2302      	movs	r3, #2
 800513a:	e012      	b.n	8005162 <HAL_PCD_SetAddress+0x40>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	78fa      	ldrb	r2, [r7, #3]
 8005148:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f003 ffa7 	bl	80090a6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	4608      	mov	r0, r1
 8005174:	4611      	mov	r1, r2
 8005176:	461a      	mov	r2, r3
 8005178:	4603      	mov	r3, r0
 800517a:	70fb      	strb	r3, [r7, #3]
 800517c:	460b      	mov	r3, r1
 800517e:	803b      	strh	r3, [r7, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005188:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800518c:	2b00      	cmp	r3, #0
 800518e:	da0f      	bge.n	80051b0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005190:	78fb      	ldrb	r3, [r7, #3]
 8005192:	f003 020f 	and.w	r2, r3, #15
 8005196:	4613      	mov	r3, r2
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	4413      	add	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	3310      	adds	r3, #16
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	4413      	add	r3, r2
 80051a4:	3304      	adds	r3, #4
 80051a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2201      	movs	r2, #1
 80051ac:	705a      	strb	r2, [r3, #1]
 80051ae:	e00f      	b.n	80051d0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051b0:	78fb      	ldrb	r3, [r7, #3]
 80051b2:	f003 020f 	and.w	r2, r3, #15
 80051b6:	4613      	mov	r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	4413      	add	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	4413      	add	r3, r2
 80051c6:	3304      	adds	r3, #4
 80051c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80051d0:	78fb      	ldrb	r3, [r7, #3]
 80051d2:	f003 030f 	and.w	r3, r3, #15
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80051dc:	883a      	ldrh	r2, [r7, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	78ba      	ldrb	r2, [r7, #2]
 80051e6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	785b      	ldrb	r3, [r3, #1]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d004      	beq.n	80051fa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	461a      	mov	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80051fa:	78bb      	ldrb	r3, [r7, #2]
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d102      	bne.n	8005206 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800520c:	2b01      	cmp	r3, #1
 800520e:	d101      	bne.n	8005214 <HAL_PCD_EP_Open+0xaa>
 8005210:	2302      	movs	r3, #2
 8005212:	e00e      	b.n	8005232 <HAL_PCD_EP_Open+0xc8>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68f9      	ldr	r1, [r7, #12]
 8005222:	4618      	mov	r0, r3
 8005224:	f003 f936 	bl	8008494 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005230:	7afb      	ldrb	r3, [r7, #11]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
 8005242:	460b      	mov	r3, r1
 8005244:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005246:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800524a:	2b00      	cmp	r3, #0
 800524c:	da0f      	bge.n	800526e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800524e:	78fb      	ldrb	r3, [r7, #3]
 8005250:	f003 020f 	and.w	r2, r3, #15
 8005254:	4613      	mov	r3, r2
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	3310      	adds	r3, #16
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4413      	add	r3, r2
 8005262:	3304      	adds	r3, #4
 8005264:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	705a      	strb	r2, [r3, #1]
 800526c:	e00f      	b.n	800528e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	f003 020f 	and.w	r2, r3, #15
 8005274:	4613      	mov	r3, r2
 8005276:	00db      	lsls	r3, r3, #3
 8005278:	4413      	add	r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	4413      	add	r3, r2
 8005284:	3304      	adds	r3, #4
 8005286:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800528e:	78fb      	ldrb	r3, [r7, #3]
 8005290:	f003 030f 	and.w	r3, r3, #15
 8005294:	b2da      	uxtb	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_PCD_EP_Close+0x6e>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e00e      	b.n	80052c6 <HAL_PCD_EP_Close+0x8c>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68f9      	ldr	r1, [r7, #12]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f003 f972 	bl	80085a0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b086      	sub	sp, #24
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	60f8      	str	r0, [r7, #12]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
 80052da:	460b      	mov	r3, r1
 80052dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052de:	7afb      	ldrb	r3, [r7, #11]
 80052e0:	f003 020f 	and.w	r2, r3, #15
 80052e4:	4613      	mov	r3, r2
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	3304      	adds	r3, #4
 80052f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	2200      	movs	r2, #0
 8005308:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2200      	movs	r2, #0
 800530e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005310:	7afb      	ldrb	r3, [r7, #11]
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	b2da      	uxtb	r2, r3
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	799b      	ldrb	r3, [r3, #6]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d102      	bne.n	800532a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	799b      	ldrb	r3, [r3, #6]
 8005332:	461a      	mov	r2, r3
 8005334:	6979      	ldr	r1, [r7, #20]
 8005336:	f003 fa0f 	bl	8008758 <USB_EPStartXfer>

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	460b      	mov	r3, r1
 800534e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005350:	78fb      	ldrb	r3, [r7, #3]
 8005352:	f003 020f 	and.w	r2, r3, #15
 8005356:	6879      	ldr	r1, [r7, #4]
 8005358:	4613      	mov	r3, r2
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005366:	681b      	ldr	r3, [r3, #0]
}
 8005368:	4618      	mov	r0, r3
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	bc80      	pop	{r7}
 8005370:	4770      	bx	lr

08005372 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b086      	sub	sp, #24
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
 800537e:	460b      	mov	r3, r1
 8005380:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005382:	7afb      	ldrb	r3, [r7, #11]
 8005384:	f003 020f 	and.w	r2, r3, #15
 8005388:	4613      	mov	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	3310      	adds	r3, #16
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	4413      	add	r3, r2
 8005396:	3304      	adds	r3, #4
 8005398:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	2200      	movs	r2, #0
 80053aa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2201      	movs	r2, #1
 80053b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053b2:	7afb      	ldrb	r3, [r7, #11]
 80053b4:	f003 030f 	and.w	r3, r3, #15
 80053b8:	b2da      	uxtb	r2, r3
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	799b      	ldrb	r3, [r3, #6]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d102      	bne.n	80053cc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6818      	ldr	r0, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	799b      	ldrb	r3, [r3, #6]
 80053d4:	461a      	mov	r2, r3
 80053d6:	6979      	ldr	r1, [r7, #20]
 80053d8:	f003 f9be 	bl	8008758 <USB_EPStartXfer>

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3718      	adds	r7, #24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b084      	sub	sp, #16
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
 80053ee:	460b      	mov	r3, r1
 80053f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053f2:	78fb      	ldrb	r3, [r7, #3]
 80053f4:	f003 030f 	and.w	r3, r3, #15
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	7912      	ldrb	r2, [r2, #4]
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d901      	bls.n	8005404 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e04f      	b.n	80054a4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005404:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005408:	2b00      	cmp	r3, #0
 800540a:	da0f      	bge.n	800542c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	f003 020f 	and.w	r2, r3, #15
 8005412:	4613      	mov	r3, r2
 8005414:	00db      	lsls	r3, r3, #3
 8005416:	4413      	add	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	3310      	adds	r3, #16
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	4413      	add	r3, r2
 8005420:	3304      	adds	r3, #4
 8005422:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2201      	movs	r2, #1
 8005428:	705a      	strb	r2, [r3, #1]
 800542a:	e00d      	b.n	8005448 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800542c:	78fa      	ldrb	r2, [r7, #3]
 800542e:	4613      	mov	r3, r2
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	4413      	add	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	4413      	add	r3, r2
 800543e:	3304      	adds	r3, #4
 8005440:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2201      	movs	r2, #1
 800544c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	f003 030f 	and.w	r3, r3, #15
 8005454:	b2da      	uxtb	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_PCD_EP_SetStall+0x82>
 8005464:	2302      	movs	r3, #2
 8005466:	e01d      	b.n	80054a4 <HAL_PCD_EP_SetStall+0xbe>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68f9      	ldr	r1, [r7, #12]
 8005476:	4618      	mov	r0, r3
 8005478:	f003 fd43 	bl	8008f02 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800547c:	78fb      	ldrb	r3, [r7, #3]
 800547e:	f003 030f 	and.w	r3, r3, #15
 8005482:	2b00      	cmp	r3, #0
 8005484:	d109      	bne.n	800549a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	7999      	ldrb	r1, [r3, #6]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005494:	461a      	mov	r2, r3
 8005496:	f003 ff29 	bl	80092ec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80054b8:	78fb      	ldrb	r3, [r7, #3]
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	7912      	ldrb	r2, [r2, #4]
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d901      	bls.n	80054ca <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e042      	b.n	8005550 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80054ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	da0f      	bge.n	80054f2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054d2:	78fb      	ldrb	r3, [r7, #3]
 80054d4:	f003 020f 	and.w	r2, r3, #15
 80054d8:	4613      	mov	r3, r2
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	3310      	adds	r3, #16
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	4413      	add	r3, r2
 80054e6:	3304      	adds	r3, #4
 80054e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	705a      	strb	r2, [r3, #1]
 80054f0:	e00f      	b.n	8005512 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054f2:	78fb      	ldrb	r3, [r7, #3]
 80054f4:	f003 020f 	and.w	r2, r3, #15
 80054f8:	4613      	mov	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	4413      	add	r3, r2
 8005508:	3304      	adds	r3, #4
 800550a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005518:	78fb      	ldrb	r3, [r7, #3]
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	b2da      	uxtb	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800552a:	2b01      	cmp	r3, #1
 800552c:	d101      	bne.n	8005532 <HAL_PCD_EP_ClrStall+0x86>
 800552e:	2302      	movs	r3, #2
 8005530:	e00e      	b.n	8005550 <HAL_PCD_EP_ClrStall+0xa4>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68f9      	ldr	r1, [r7, #12]
 8005540:	4618      	mov	r0, r3
 8005542:	f003 fd4b 	bl	8008fdc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	460b      	mov	r3, r1
 8005562:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005564:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005568:	2b00      	cmp	r3, #0
 800556a:	da0c      	bge.n	8005586 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800556c:	78fb      	ldrb	r3, [r7, #3]
 800556e:	f003 020f 	and.w	r2, r3, #15
 8005572:	4613      	mov	r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	3310      	adds	r3, #16
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	4413      	add	r3, r2
 8005580:	3304      	adds	r3, #4
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	e00c      	b.n	80055a0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005586:	78fb      	ldrb	r3, [r7, #3]
 8005588:	f003 020f 	and.w	r2, r3, #15
 800558c:	4613      	mov	r3, r2
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	4413      	add	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	4413      	add	r3, r2
 800559c:	3304      	adds	r3, #4
 800559e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68f9      	ldr	r1, [r7, #12]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f003 fb6e 	bl	8008c88 <USB_EPStopXfer>
 80055ac:	4603      	mov	r3, r0
 80055ae:	72fb      	strb	r3, [r7, #11]

  return ret;
 80055b0:	7afb      	ldrb	r3, [r7, #11]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b08a      	sub	sp, #40	@ 0x28
 80055be:	af02      	add	r7, sp, #8
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	4613      	mov	r3, r2
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	3310      	adds	r3, #16
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	4413      	add	r3, r2
 80055de:	3304      	adds	r3, #4
 80055e0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	695a      	ldr	r2, [r3, #20]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d901      	bls.n	80055f2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e06b      	b.n	80056ca <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	691a      	ldr	r2, [r3, #16]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	69fa      	ldr	r2, [r7, #28]
 8005604:	429a      	cmp	r2, r3
 8005606:	d902      	bls.n	800560e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	3303      	adds	r3, #3
 8005612:	089b      	lsrs	r3, r3, #2
 8005614:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005616:	e02a      	b.n	800566e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	691a      	ldr	r2, [r3, #16]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	69fa      	ldr	r2, [r7, #28]
 800562a:	429a      	cmp	r2, r3
 800562c:	d902      	bls.n	8005634 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	3303      	adds	r3, #3
 8005638:	089b      	lsrs	r3, r3, #2
 800563a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	68d9      	ldr	r1, [r3, #12]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	b2da      	uxtb	r2, r3
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	4603      	mov	r3, r0
 8005650:	6978      	ldr	r0, [r7, #20]
 8005652:	f003 fbc2 	bl	8008dda <USB_WritePacket>

    ep->xfer_buff  += len;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	441a      	add	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	695a      	ldr	r2, [r3, #20]
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	441a      	add	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	4413      	add	r3, r2
 8005676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	429a      	cmp	r2, r3
 8005682:	d809      	bhi.n	8005698 <PCD_WriteEmptyTxFifo+0xde>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	695a      	ldr	r2, [r3, #20]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800568c:	429a      	cmp	r2, r3
 800568e:	d203      	bcs.n	8005698 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1bf      	bne.n	8005618 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	691a      	ldr	r2, [r3, #16]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d811      	bhi.n	80056c8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	2201      	movs	r2, #1
 80056ac:	fa02 f303 	lsl.w	r3, r2, r3
 80056b0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	43db      	mvns	r3, r3
 80056be:	6939      	ldr	r1, [r7, #16]
 80056c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056c4:	4013      	ands	r3, r2
 80056c6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3720      	adds	r7, #32
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
	...

080056d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b088      	sub	sp, #32
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	333c      	adds	r3, #60	@ 0x3c
 80056ec:	3304      	adds	r3, #4
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	015a      	lsls	r2, r3, #5
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	4413      	add	r3, r2
 80056fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	799b      	ldrb	r3, [r3, #6]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d17b      	bne.n	8005802 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d015      	beq.n	8005740 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	4a61      	ldr	r2, [pc, #388]	@ (800589c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005718:	4293      	cmp	r3, r2
 800571a:	f240 80b9 	bls.w	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 80b3 	beq.w	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005736:	461a      	mov	r2, r3
 8005738:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800573c:	6093      	str	r3, [r2, #8]
 800573e:	e0a7      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	f003 0320 	and.w	r3, r3, #32
 8005746:	2b00      	cmp	r3, #0
 8005748:	d009      	beq.n	800575e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	015a      	lsls	r2, r3, #5
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	4413      	add	r3, r2
 8005752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005756:	461a      	mov	r2, r3
 8005758:	2320      	movs	r3, #32
 800575a:	6093      	str	r3, [r2, #8]
 800575c:	e098      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005764:	2b00      	cmp	r3, #0
 8005766:	f040 8093 	bne.w	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	4a4b      	ldr	r2, [pc, #300]	@ (800589c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d90f      	bls.n	8005792 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00a      	beq.n	8005792 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	4413      	add	r3, r2
 8005784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005788:	461a      	mov	r2, r3
 800578a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800578e:	6093      	str	r3, [r2, #8]
 8005790:	e07e      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	4613      	mov	r3, r2
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	4413      	add	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	4413      	add	r3, r2
 80057a4:	3304      	adds	r3, #4
 80057a6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a1a      	ldr	r2, [r3, #32]
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	0159      	lsls	r1, r3, #5
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	440b      	add	r3, r1
 80057b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057be:	1ad2      	subs	r2, r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d114      	bne.n	80057f4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d109      	bne.n	80057e6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057dc:	461a      	mov	r2, r3
 80057de:	2101      	movs	r1, #1
 80057e0:	f003 fd84 	bl	80092ec <USB_EP0_OutStart>
 80057e4:	e006      	b.n	80057f4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	441a      	add	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	4619      	mov	r1, r3
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f005 fc20 	bl	800b040 <HAL_PCD_DataOutStageCallback>
 8005800:	e046      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	4a26      	ldr	r2, [pc, #152]	@ (80058a0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d124      	bne.n	8005854 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005820:	461a      	mov	r2, r3
 8005822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005826:	6093      	str	r3, [r2, #8]
 8005828:	e032      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f003 0320 	and.w	r3, r3, #32
 8005830:	2b00      	cmp	r3, #0
 8005832:	d008      	beq.n	8005846 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	015a      	lsls	r2, r3, #5
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	4413      	add	r3, r2
 800583c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005840:	461a      	mov	r2, r3
 8005842:	2320      	movs	r3, #32
 8005844:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	4619      	mov	r1, r3
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f005 fbf7 	bl	800b040 <HAL_PCD_DataOutStageCallback>
 8005852:	e01d      	b.n	8005890 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d114      	bne.n	8005884 <PCD_EP_OutXfrComplete_int+0x1b0>
 800585a:	6879      	ldr	r1, [r7, #4]
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	4613      	mov	r3, r2
 8005860:	00db      	lsls	r3, r3, #3
 8005862:	4413      	add	r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	440b      	add	r3, r1
 8005868:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d108      	bne.n	8005884 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800587c:	461a      	mov	r2, r3
 800587e:	2100      	movs	r1, #0
 8005880:	f003 fd34 	bl	80092ec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	b2db      	uxtb	r3, r3
 8005888:	4619      	mov	r1, r3
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f005 fbd8 	bl	800b040 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3720      	adds	r7, #32
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	4f54300a 	.word	0x4f54300a
 80058a0:	4f54310a 	.word	0x4f54310a

080058a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	333c      	adds	r3, #60	@ 0x3c
 80058bc:	3304      	adds	r3, #4
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	015a      	lsls	r2, r3, #5
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	4413      	add	r3, r2
 80058ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4a15      	ldr	r2, [pc, #84]	@ (800592c <PCD_EP_OutSetupPacket_int+0x88>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d90e      	bls.n	80058f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d009      	beq.n	80058f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	015a      	lsls	r2, r3, #5
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	4413      	add	r3, r2
 80058ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058f0:	461a      	mov	r2, r3
 80058f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f005 fb8f 	bl	800b01c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4a0a      	ldr	r2, [pc, #40]	@ (800592c <PCD_EP_OutSetupPacket_int+0x88>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d90c      	bls.n	8005920 <PCD_EP_OutSetupPacket_int+0x7c>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	799b      	ldrb	r3, [r3, #6]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d108      	bne.n	8005920 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6818      	ldr	r0, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005918:	461a      	mov	r2, r3
 800591a:	2101      	movs	r1, #1
 800591c:	f003 fce6 	bl	80092ec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3718      	adds	r7, #24
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	4f54300a 	.word	0x4f54300a

08005930 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	460b      	mov	r3, r1
 800593a:	70fb      	strb	r3, [r7, #3]
 800593c:	4613      	mov	r3, r2
 800593e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005946:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005948:	78fb      	ldrb	r3, [r7, #3]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d107      	bne.n	800595e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800594e:	883b      	ldrh	r3, [r7, #0]
 8005950:	0419      	lsls	r1, r3, #16
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	430a      	orrs	r2, r1
 800595a:	629a      	str	r2, [r3, #40]	@ 0x28
 800595c:	e028      	b.n	80059b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005964:	0c1b      	lsrs	r3, r3, #16
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	4413      	add	r3, r2
 800596a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800596c:	2300      	movs	r3, #0
 800596e:	73fb      	strb	r3, [r7, #15]
 8005970:	e00d      	b.n	800598e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	3340      	adds	r3, #64	@ 0x40
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	0c1b      	lsrs	r3, r3, #16
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	4413      	add	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	3301      	adds	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
 800598e:	7bfa      	ldrb	r2, [r7, #15]
 8005990:	78fb      	ldrb	r3, [r7, #3]
 8005992:	3b01      	subs	r3, #1
 8005994:	429a      	cmp	r2, r3
 8005996:	d3ec      	bcc.n	8005972 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005998:	883b      	ldrh	r3, [r7, #0]
 800599a:	0418      	lsls	r0, r3, #16
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6819      	ldr	r1, [r3, #0]
 80059a0:	78fb      	ldrb	r3, [r7, #3]
 80059a2:	3b01      	subs	r3, #1
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	4302      	orrs	r2, r0
 80059a8:	3340      	adds	r3, #64	@ 0x40
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	440b      	add	r3, r1
 80059ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bc80      	pop	{r7}
 80059ba:	4770      	bx	lr

080059bc <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	460b      	mov	r3, r1
 80059c6:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	887a      	ldrh	r2, [r7, #2]
 80059ce:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	370c      	adds	r7, #12
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bc80      	pop	{r7}
 80059da:	4770      	bx	lr

080059dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b08a      	sub	sp, #40	@ 0x28
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e23b      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d050      	beq.n	8005a9c <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059fa:	4b9e      	ldr	r3, [pc, #632]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 030c 	and.w	r3, r3, #12
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d00c      	beq.n	8005a20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a06:	4b9b      	ldr	r3, [pc, #620]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d112      	bne.n	8005a38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a12:	4b98      	ldr	r3, [pc, #608]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a1e:	d10b      	bne.n	8005a38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a20:	4b94      	ldr	r3, [pc, #592]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d036      	beq.n	8005a9a <HAL_RCC_OscConfig+0xbe>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d132      	bne.n	8005a9a <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e216      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	4b8e      	ldr	r3, [pc, #568]	@ (8005c78 <HAL_RCC_OscConfig+0x29c>)
 8005a3e:	b2d2      	uxtb	r2, r2
 8005a40:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d013      	beq.n	8005a72 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4a:	f7fd f991 	bl	8002d70 <HAL_GetTick>
 8005a4e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a52:	f7fd f98d 	bl	8002d70 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b64      	cmp	r3, #100	@ 0x64
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e200      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a64:	4b83      	ldr	r3, [pc, #524]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0f0      	beq.n	8005a52 <HAL_RCC_OscConfig+0x76>
 8005a70:	e014      	b.n	8005a9c <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a72:	f7fd f97d 	bl	8002d70 <HAL_GetTick>
 8005a76:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a7a:	f7fd f979 	bl	8002d70 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b64      	cmp	r3, #100	@ 0x64
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e1ec      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8c:	4b79      	ldr	r3, [pc, #484]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f0      	bne.n	8005a7a <HAL_RCC_OscConfig+0x9e>
 8005a98:	e000      	b.n	8005a9c <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a9a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d077      	beq.n	8005b98 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005aa8:	4b72      	ldr	r3, [pc, #456]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f003 030c 	and.w	r3, r3, #12
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00b      	beq.n	8005acc <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d126      	bne.n	8005b0e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ac0:	4b6c      	ldr	r3, [pc, #432]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d120      	bne.n	8005b0e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005acc:	4b69      	ldr	r3, [pc, #420]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x108>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d001      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e1c0      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae4:	4b63      	ldr	r3, [pc, #396]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	21f8      	movs	r1, #248	@ 0xf8
 8005af2:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af4:	68f9      	ldr	r1, [r7, #12]
 8005af6:	fa91 f1a1 	rbit	r1, r1
 8005afa:	6139      	str	r1, [r7, #16]
  return result;
 8005afc:	6939      	ldr	r1, [r7, #16]
 8005afe:	fab1 f181 	clz	r1, r1
 8005b02:	b2c9      	uxtb	r1, r1
 8005b04:	408b      	lsls	r3, r1
 8005b06:	495b      	ldr	r1, [pc, #364]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0c:	e044      	b.n	8005b98 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d02a      	beq.n	8005b6c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b16:	4b59      	ldr	r3, [pc, #356]	@ (8005c7c <HAL_RCC_OscConfig+0x2a0>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b1c:	f7fd f928 	bl	8002d70 <HAL_GetTick>
 8005b20:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b22:	e008      	b.n	8005b36 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b24:	f7fd f924 	bl	8002d70 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e197      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b36:	4b4f      	ldr	r3, [pc, #316]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0f0      	beq.n	8005b24 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b42:	4b4c      	ldr	r3, [pc, #304]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	21f8      	movs	r1, #248	@ 0xf8
 8005b50:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	fa91 f1a1 	rbit	r1, r1
 8005b58:	61b9      	str	r1, [r7, #24]
  return result;
 8005b5a:	69b9      	ldr	r1, [r7, #24]
 8005b5c:	fab1 f181 	clz	r1, r1
 8005b60:	b2c9      	uxtb	r1, r1
 8005b62:	408b      	lsls	r3, r1
 8005b64:	4943      	ldr	r1, [pc, #268]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	600b      	str	r3, [r1, #0]
 8005b6a:	e015      	b.n	8005b98 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b6c:	4b43      	ldr	r3, [pc, #268]	@ (8005c7c <HAL_RCC_OscConfig+0x2a0>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b72:	f7fd f8fd 	bl	8002d70 <HAL_GetTick>
 8005b76:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b78:	e008      	b.n	8005b8c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b7a:	f7fd f8f9 	bl	8002d70 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e16c      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b8c:	4b39      	ldr	r3, [pc, #228]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1f0      	bne.n	8005b7a <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d030      	beq.n	8005c06 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d016      	beq.n	8005bda <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bac:	4b34      	ldr	r3, [pc, #208]	@ (8005c80 <HAL_RCC_OscConfig+0x2a4>)
 8005bae:	2201      	movs	r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bb2:	f7fd f8dd 	bl	8002d70 <HAL_GetTick>
 8005bb6:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bb8:	e008      	b.n	8005bcc <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bba:	f7fd f8d9 	bl	8002d70 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e14c      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bcc:	4b29      	ldr	r3, [pc, #164]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d0f0      	beq.n	8005bba <HAL_RCC_OscConfig+0x1de>
 8005bd8:	e015      	b.n	8005c06 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bda:	4b29      	ldr	r3, [pc, #164]	@ (8005c80 <HAL_RCC_OscConfig+0x2a4>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005be0:	f7fd f8c6 	bl	8002d70 <HAL_GetTick>
 8005be4:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005be8:	f7fd f8c2 	bl	8002d70 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e135      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005bfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1f0      	bne.n	8005be8 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0304 	and.w	r3, r3, #4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 8087 	beq.w	8005d22 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c14:	2300      	movs	r3, #0
 8005c16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c1a:	4b16      	ldr	r3, [pc, #88]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d110      	bne.n	8005c48 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	4b12      	ldr	r3, [pc, #72]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2e:	4a11      	ldr	r2, [pc, #68]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c36:	4b0f      	ldr	r3, [pc, #60]	@ (8005c74 <HAL_RCC_OscConfig+0x298>)
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c3e:	60bb      	str	r3, [r7, #8]
 8005c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c42:	2301      	movs	r3, #1
 8005c44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c48:	4b0e      	ldr	r3, [pc, #56]	@ (8005c84 <HAL_RCC_OscConfig+0x2a8>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8005c84 <HAL_RCC_OscConfig+0x2a8>)
 8005c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c52:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c54:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <HAL_RCC_OscConfig+0x2a8>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d122      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c60:	4b08      	ldr	r3, [pc, #32]	@ (8005c84 <HAL_RCC_OscConfig+0x2a8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a07      	ldr	r2, [pc, #28]	@ (8005c84 <HAL_RCC_OscConfig+0x2a8>)
 8005c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c6c:	f7fd f880 	bl	8002d70 <HAL_GetTick>
 8005c70:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c72:	e012      	b.n	8005c9a <HAL_RCC_OscConfig+0x2be>
 8005c74:	40023800 	.word	0x40023800
 8005c78:	40023802 	.word	0x40023802
 8005c7c:	42470000 	.word	0x42470000
 8005c80:	42470e80 	.word	0x42470e80
 8005c84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c88:	f7fd f872 	bl	8002d70 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e0e5      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c9a:	4b75      	ldr	r3, [pc, #468]	@ (8005e70 <HAL_RCC_OscConfig+0x494>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0f0      	beq.n	8005c88 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	4b72      	ldr	r3, [pc, #456]	@ (8005e74 <HAL_RCC_OscConfig+0x498>)
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d015      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cb8:	f7fd f85a 	bl	8002d70 <HAL_GetTick>
 8005cbc:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cc0:	f7fd f856 	bl	8002d70 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e0c7      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd6:	4b68      	ldr	r3, [pc, #416]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0ee      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x2e4>
 8005ce2:	e014      	b.n	8005d0e <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ce4:	f7fd f844 	bl	8002d70 <HAL_GetTick>
 8005ce8:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cea:	e00a      	b.n	8005d02 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cec:	f7fd f840 	bl	8002d70 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e0b1      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d02:	4b5d      	ldr	r3, [pc, #372]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1ee      	bne.n	8005cec <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d105      	bne.n	8005d22 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d16:	4b58      	ldr	r3, [pc, #352]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	4a57      	ldr	r2, [pc, #348]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d20:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 809c 	beq.w	8005e64 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d2c:	4b52      	ldr	r3, [pc, #328]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 030c 	and.w	r3, r3, #12
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d061      	beq.n	8005dfc <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d146      	bne.n	8005dce <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d40:	4b4e      	ldr	r3, [pc, #312]	@ (8005e7c <HAL_RCC_OscConfig+0x4a0>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d46:	f7fd f813 	bl	8002d70 <HAL_GetTick>
 8005d4a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d4c:	e008      	b.n	8005d60 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d4e:	f7fd f80f 	bl	8002d70 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	6a3b      	ldr	r3, [r7, #32]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	2b64      	cmp	r3, #100	@ 0x64
 8005d5a:	d901      	bls.n	8005d60 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e082      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d60:	4b45      	ldr	r3, [pc, #276]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1f0      	bne.n	8005d4e <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d6c:	4b42      	ldr	r3, [pc, #264]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	4b43      	ldr	r3, [pc, #268]	@ (8005e80 <HAL_RCC_OscConfig+0x4a4>)
 8005d72:	4013      	ands	r3, r2
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	69d1      	ldr	r1, [r2, #28]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6a12      	ldr	r2, [r2, #32]
 8005d7c:	4311      	orrs	r1, r2
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d82:	0192      	lsls	r2, r2, #6
 8005d84:	4311      	orrs	r1, r2
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d8a:	0612      	lsls	r2, r2, #24
 8005d8c:	4311      	orrs	r1, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005d92:	0852      	lsrs	r2, r2, #1
 8005d94:	3a01      	subs	r2, #1
 8005d96:	0412      	lsls	r2, r2, #16
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	4937      	ldr	r1, [pc, #220]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da0:	4b36      	ldr	r3, [pc, #216]	@ (8005e7c <HAL_RCC_OscConfig+0x4a0>)
 8005da2:	2201      	movs	r2, #1
 8005da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da6:	f7fc ffe3 	bl	8002d70 <HAL_GetTick>
 8005daa:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dac:	e008      	b.n	8005dc0 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dae:	f7fc ffdf 	bl	8002d70 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b64      	cmp	r3, #100	@ 0x64
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e052      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0f0      	beq.n	8005dae <HAL_RCC_OscConfig+0x3d2>
 8005dcc:	e04a      	b.n	8005e64 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dce:	4b2b      	ldr	r3, [pc, #172]	@ (8005e7c <HAL_RCC_OscConfig+0x4a0>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd4:	f7fc ffcc 	bl	8002d70 <HAL_GetTick>
 8005dd8:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ddc:	f7fc ffc8 	bl	8002d70 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b64      	cmp	r3, #100	@ 0x64
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e03b      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dee:	4b22      	ldr	r3, [pc, #136]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1f0      	bne.n	8005ddc <HAL_RCC_OscConfig+0x400>
 8005dfa:	e033      	b.n	8005e64 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d101      	bne.n	8005e08 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e02e      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005e08:	4b1b      	ldr	r3, [pc, #108]	@ (8005e78 <HAL_RCC_OscConfig+0x49c>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	69db      	ldr	r3, [r3, #28]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d121      	bne.n	8005e60 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d11a      	bne.n	8005e60 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e2a:	69fa      	ldr	r2, [r7, #28]
 8005e2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e30:	4013      	ands	r3, r2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e36:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d111      	bne.n	8005e60 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	085b      	lsrs	r3, r3, #1
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d107      	bne.n	8005e60 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5a:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d001      	beq.n	8005e64 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e000      	b.n	8005e66 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3728      	adds	r7, #40	@ 0x28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	40007000 	.word	0x40007000
 8005e74:	40023870 	.word	0x40023870
 8005e78:	40023800 	.word	0x40023800
 8005e7c:	42470060 	.word	0x42470060
 8005e80:	f0bc8000 	.word	0xf0bc8000

08005e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e0d2      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e98:	4b6b      	ldr	r3, [pc, #428]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 030f 	and.w	r3, r3, #15
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d90c      	bls.n	8005ec0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea6:	4b68      	ldr	r3, [pc, #416]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	b2d2      	uxtb	r2, r2
 8005eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eae:	4b66      	ldr	r3, [pc, #408]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 030f 	and.w	r3, r3, #15
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d001      	beq.n	8005ec0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e0be      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d020      	beq.n	8005f0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d005      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ed8:	4b5c      	ldr	r3, [pc, #368]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a5b      	ldr	r2, [pc, #364]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005ede:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ee2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005ef0:	4b56      	ldr	r3, [pc, #344]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	4a55      	ldr	r2, [pc, #340]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005ef6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005efa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005efc:	4b53      	ldr	r3, [pc, #332]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	4950      	ldr	r1, [pc, #320]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d040      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d107      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f22:	4b4a      	ldr	r3, [pc, #296]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d115      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e085      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d107      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f3a:	4b44      	ldr	r3, [pc, #272]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d109      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e079      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f4a:	4b40      	ldr	r3, [pc, #256]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e071      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f5a:	4b3c      	ldr	r3, [pc, #240]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f023 0203 	bic.w	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	4939      	ldr	r1, [pc, #228]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f6c:	f7fc ff00 	bl	8002d70 <HAL_GetTick>
 8005f70:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f72:	e00a      	b.n	8005f8a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f74:	f7fc fefc 	bl	8002d70 <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e059      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8a:	4b30      	ldr	r3, [pc, #192]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 020c 	and.w	r2, r3, #12
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d1eb      	bne.n	8005f74 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 030f 	and.w	r3, r3, #15
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d20c      	bcs.n	8005fc4 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005faa:	4b27      	ldr	r3, [pc, #156]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb2:	4b25      	ldr	r3, [pc, #148]	@ (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 030f 	and.w	r3, r3, #15
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d001      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e03c      	b.n	800603e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0304 	and.w	r3, r3, #4
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	491b      	ldr	r1, [pc, #108]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d009      	beq.n	8006002 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fee:	4b17      	ldr	r3, [pc, #92]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	4913      	ldr	r1, [pc, #76]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006002:	f000 f82b 	bl	800605c <HAL_RCC_GetSysClockFreq>
 8006006:	4601      	mov	r1, r0
 8006008:	4b10      	ldr	r3, [pc, #64]	@ (800604c <HAL_RCC_ClockConfig+0x1c8>)
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006010:	22f0      	movs	r2, #240	@ 0xf0
 8006012:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	fa92 f2a2 	rbit	r2, r2
 800601a:	613a      	str	r2, [r7, #16]
  return result;
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	fab2 f282 	clz	r2, r2
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	40d3      	lsrs	r3, r2
 8006026:	4a0a      	ldr	r2, [pc, #40]	@ (8006050 <HAL_RCC_ClockConfig+0x1cc>)
 8006028:	5cd3      	ldrb	r3, [r2, r3]
 800602a:	fa21 f303 	lsr.w	r3, r1, r3
 800602e:	4a09      	ldr	r2, [pc, #36]	@ (8006054 <HAL_RCC_ClockConfig+0x1d0>)
 8006030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006032:	4b09      	ldr	r3, [pc, #36]	@ (8006058 <HAL_RCC_ClockConfig+0x1d4>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7fc fe58 	bl	8002cec <HAL_InitTick>

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	40023c00 	.word	0x40023c00
 800604c:	40023800 	.word	0x40023800
 8006050:	0800bcb4 	.word	0x0800bcb4
 8006054:	20000060 	.word	0x20000060
 8006058:	20000064 	.word	0x20000064

0800605c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800605c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006060:	b090      	sub	sp, #64	@ 0x40
 8006062:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	637b      	str	r3, [r7, #52]	@ 0x34
 8006068:	2300      	movs	r3, #0
 800606a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800606c:	2300      	movs	r3, #0
 800606e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006074:	4b59      	ldr	r3, [pc, #356]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	f003 030c 	and.w	r3, r3, #12
 800607c:	2b08      	cmp	r3, #8
 800607e:	d00d      	beq.n	800609c <HAL_RCC_GetSysClockFreq+0x40>
 8006080:	2b08      	cmp	r3, #8
 8006082:	f200 80a2 	bhi.w	80061ca <HAL_RCC_GetSysClockFreq+0x16e>
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <HAL_RCC_GetSysClockFreq+0x34>
 800608a:	2b04      	cmp	r3, #4
 800608c:	d003      	beq.n	8006096 <HAL_RCC_GetSysClockFreq+0x3a>
 800608e:	e09c      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006090:	4b53      	ldr	r3, [pc, #332]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006092:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006094:	e09c      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006096:	4b53      	ldr	r3, [pc, #332]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006098:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800609a:	e099      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800609c:	4b4f      	ldr	r3, [pc, #316]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060a6:	4b4d      	ldr	r3, [pc, #308]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d027      	beq.n	8006102 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060b2:	4b4a      	ldr	r3, [pc, #296]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	099b      	lsrs	r3, r3, #6
 80060b8:	2200      	movs	r2, #0
 80060ba:	623b      	str	r3, [r7, #32]
 80060bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80060be:	6a3b      	ldr	r3, [r7, #32]
 80060c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80060c4:	2100      	movs	r1, #0
 80060c6:	4b47      	ldr	r3, [pc, #284]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80060c8:	fb03 f201 	mul.w	r2, r3, r1
 80060cc:	2300      	movs	r3, #0
 80060ce:	fb00 f303 	mul.w	r3, r0, r3
 80060d2:	4413      	add	r3, r2
 80060d4:	4a43      	ldr	r2, [pc, #268]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80060d6:	fba0 2102 	umull	r2, r1, r0, r2
 80060da:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80060dc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80060de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e0:	4413      	add	r3, r2
 80060e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e6:	2200      	movs	r2, #0
 80060e8:	61bb      	str	r3, [r7, #24]
 80060ea:	61fa      	str	r2, [r7, #28]
 80060ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060f0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80060f4:	f7fa fd26 	bl	8000b44 <__aeabi_uldivmod>
 80060f8:	4602      	mov	r2, r0
 80060fa:	460b      	mov	r3, r1
 80060fc:	4613      	mov	r3, r2
 80060fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006100:	e055      	b.n	80061ae <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006102:	4b36      	ldr	r3, [pc, #216]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	099b      	lsrs	r3, r3, #6
 8006108:	2200      	movs	r2, #0
 800610a:	613b      	str	r3, [r7, #16]
 800610c:	617a      	str	r2, [r7, #20]
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006114:	f04f 0b00 	mov.w	fp, #0
 8006118:	4652      	mov	r2, sl
 800611a:	465b      	mov	r3, fp
 800611c:	f04f 0000 	mov.w	r0, #0
 8006120:	f04f 0100 	mov.w	r1, #0
 8006124:	0159      	lsls	r1, r3, #5
 8006126:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800612a:	0150      	lsls	r0, r2, #5
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	ebb2 080a 	subs.w	r8, r2, sl
 8006134:	eb63 090b 	sbc.w	r9, r3, fp
 8006138:	f04f 0200 	mov.w	r2, #0
 800613c:	f04f 0300 	mov.w	r3, #0
 8006140:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006144:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006148:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800614c:	ebb2 0408 	subs.w	r4, r2, r8
 8006150:	eb63 0509 	sbc.w	r5, r3, r9
 8006154:	f04f 0200 	mov.w	r2, #0
 8006158:	f04f 0300 	mov.w	r3, #0
 800615c:	00eb      	lsls	r3, r5, #3
 800615e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006162:	00e2      	lsls	r2, r4, #3
 8006164:	4614      	mov	r4, r2
 8006166:	461d      	mov	r5, r3
 8006168:	eb14 030a 	adds.w	r3, r4, sl
 800616c:	603b      	str	r3, [r7, #0]
 800616e:	eb45 030b 	adc.w	r3, r5, fp
 8006172:	607b      	str	r3, [r7, #4]
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006180:	4629      	mov	r1, r5
 8006182:	028b      	lsls	r3, r1, #10
 8006184:	4620      	mov	r0, r4
 8006186:	4629      	mov	r1, r5
 8006188:	4604      	mov	r4, r0
 800618a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800618e:	4601      	mov	r1, r0
 8006190:	028a      	lsls	r2, r1, #10
 8006192:	4610      	mov	r0, r2
 8006194:	4619      	mov	r1, r3
 8006196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006198:	2200      	movs	r2, #0
 800619a:	60bb      	str	r3, [r7, #8]
 800619c:	60fa      	str	r2, [r7, #12]
 800619e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061a2:	f7fa fccf 	bl	8000b44 <__aeabi_uldivmod>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4613      	mov	r3, r2
 80061ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80061ae:	4b0b      	ldr	r3, [pc, #44]	@ (80061dc <HAL_RCC_GetSysClockFreq+0x180>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	0c1b      	lsrs	r3, r3, #16
 80061b4:	f003 0303 	and.w	r3, r3, #3
 80061b8:	3301      	adds	r3, #1
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80061be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061c8:	e002      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061ca:	4b05      	ldr	r3, [pc, #20]	@ (80061e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80061cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3740      	adds	r7, #64	@ 0x40
 80061d6:	46bd      	mov	sp, r7
 80061d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061dc:	40023800 	.word	0x40023800
 80061e0:	00f42400 	.word	0x00f42400
 80061e4:	017d7840 	.word	0x017d7840

080061e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061e8:	b480      	push	{r7}
 80061ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061ec:	4b02      	ldr	r3, [pc, #8]	@ (80061f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80061ee:	681b      	ldr	r3, [r3, #0]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bc80      	pop	{r7}
 80061f6:	4770      	bx	lr
 80061f8:	20000060 	.word	0x20000060

080061fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e07b      	b.n	8006306 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006212:	2b00      	cmp	r3, #0
 8006214:	d108      	bne.n	8006228 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800621e:	d009      	beq.n	8006234 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	61da      	str	r2, [r3, #28]
 8006226:	e005      	b.n	8006234 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d106      	bne.n	8006254 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7fc f9be 	bl	80025d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800626a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800627c:	431a      	orrs	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	431a      	orrs	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062ae:	431a      	orrs	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b8:	ea42 0103 	orr.w	r1, r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	430a      	orrs	r2, r1
 80062ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	0c1b      	lsrs	r3, r3, #16
 80062d2:	f003 0104 	and.w	r1, r3, #4
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	f003 0210 	and.w	r2, r3, #16
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	430a      	orrs	r2, r1
 80062e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	69da      	ldr	r2, [r3, #28]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b088      	sub	sp, #32
 8006312:	af00      	add	r7, sp, #0
 8006314:	60f8      	str	r0, [r7, #12]
 8006316:	60b9      	str	r1, [r7, #8]
 8006318:	603b      	str	r3, [r7, #0]
 800631a:	4613      	mov	r3, r2
 800631c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800631e:	f7fc fd27 	bl	8002d70 <HAL_GetTick>
 8006322:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006324:	88fb      	ldrh	r3, [r7, #6]
 8006326:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b01      	cmp	r3, #1
 8006332:	d001      	beq.n	8006338 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006334:	2302      	movs	r3, #2
 8006336:	e12a      	b.n	800658e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <HAL_SPI_Transmit+0x36>
 800633e:	88fb      	ldrh	r3, [r7, #6]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e122      	b.n	800658e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_SPI_Transmit+0x48>
 8006352:	2302      	movs	r3, #2
 8006354:	e11b      	b.n	800658e <HAL_SPI_Transmit+0x280>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2203      	movs	r2, #3
 8006362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	88fa      	ldrh	r2, [r7, #6]
 8006376:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	88fa      	ldrh	r2, [r7, #6]
 800637c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063a4:	d10f      	bne.n	80063c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d0:	2b40      	cmp	r3, #64	@ 0x40
 80063d2:	d007      	beq.n	80063e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ec:	d152      	bne.n	8006494 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d002      	beq.n	80063fc <HAL_SPI_Transmit+0xee>
 80063f6:	8b7b      	ldrh	r3, [r7, #26]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d145      	bne.n	8006488 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006400:	881a      	ldrh	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640c:	1c9a      	adds	r2, r3, #2
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006416:	b29b      	uxth	r3, r3
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006420:	e032      	b.n	8006488 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b02      	cmp	r3, #2
 800642e:	d112      	bne.n	8006456 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006434:	881a      	ldrh	r2, [r3, #0]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006440:	1c9a      	adds	r2, r3, #2
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800644a:	b29b      	uxth	r3, r3
 800644c:	3b01      	subs	r3, #1
 800644e:	b29a      	uxth	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006454:	e018      	b.n	8006488 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006456:	f7fc fc8b 	bl	8002d70 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d803      	bhi.n	800646e <HAL_SPI_Transmit+0x160>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d102      	bne.n	8006474 <HAL_SPI_Transmit+0x166>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d109      	bne.n	8006488 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e082      	b.n	800658e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800648c:	b29b      	uxth	r3, r3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1c7      	bne.n	8006422 <HAL_SPI_Transmit+0x114>
 8006492:	e053      	b.n	800653c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <HAL_SPI_Transmit+0x194>
 800649c:	8b7b      	ldrh	r3, [r7, #26]
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d147      	bne.n	8006532 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	330c      	adds	r3, #12
 80064ac:	7812      	ldrb	r2, [r2, #0]
 80064ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b4:	1c5a      	adds	r2, r3, #1
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064c8:	e033      	b.n	8006532 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d113      	bne.n	8006500 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	330c      	adds	r3, #12
 80064e2:	7812      	ldrb	r2, [r2, #0]
 80064e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	3b01      	subs	r3, #1
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064fe:	e018      	b.n	8006532 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006500:	f7fc fc36 	bl	8002d70 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	429a      	cmp	r2, r3
 800650e:	d803      	bhi.n	8006518 <HAL_SPI_Transmit+0x20a>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006516:	d102      	bne.n	800651e <HAL_SPI_Transmit+0x210>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d109      	bne.n	8006532 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e02d      	b.n	800658e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006536:	b29b      	uxth	r3, r3
 8006538:	2b00      	cmp	r3, #0
 800653a:	d1c6      	bne.n	80064ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800653c:	69fa      	ldr	r2, [r7, #28]
 800653e:	6839      	ldr	r1, [r7, #0]
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 fa59 	bl	80069f8 <SPI_EndRxTxTransaction>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d002      	beq.n	8006552 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2220      	movs	r2, #32
 8006550:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800655a:	2300      	movs	r3, #0
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e000      	b.n	800658e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800658c:	2300      	movs	r3, #0
  }
}
 800658e:	4618      	mov	r0, r3
 8006590:	3720      	adds	r7, #32
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b08a      	sub	sp, #40	@ 0x28
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
 80065a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065a4:	2301      	movs	r3, #1
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a8:	f7fc fbe2 	bl	8002d70 <HAL_GetTick>
 80065ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80065b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065bc:	887b      	ldrh	r3, [r7, #2]
 80065be:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065c0:	7ffb      	ldrb	r3, [r7, #31]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d00c      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065cc:	d106      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <HAL_SPI_TransmitReceive+0x46>
 80065d6:	7ffb      	ldrb	r3, [r7, #31]
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d001      	beq.n	80065e0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065dc:	2302      	movs	r3, #2
 80065de:	e17f      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d005      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x5c>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_SPI_TransmitReceive+0x5c>
 80065ec:	887b      	ldrh	r3, [r7, #2]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e174      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_SPI_TransmitReceive+0x6e>
 8006600:	2302      	movs	r3, #2
 8006602:	e16d      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b04      	cmp	r3, #4
 8006616:	d003      	beq.n	8006620 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2205      	movs	r2, #5
 800661c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	887a      	ldrh	r2, [r7, #2]
 8006630:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	887a      	ldrh	r2, [r7, #2]
 8006636:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	887a      	ldrh	r2, [r7, #2]
 8006642:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	887a      	ldrh	r2, [r7, #2]
 8006648:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006660:	2b40      	cmp	r3, #64	@ 0x40
 8006662:	d007      	beq.n	8006674 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800667c:	d17e      	bne.n	800677c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d002      	beq.n	800668c <HAL_SPI_TransmitReceive+0xf6>
 8006686:	8afb      	ldrh	r3, [r7, #22]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d16c      	bne.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006690:	881a      	ldrh	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800669c:	1c9a      	adds	r2, r3, #2
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066b0:	e059      	b.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d11b      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d016      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d113      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	881a      	ldrh	r2, [r3, #0]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e0:	1c9a      	adds	r2, r3, #2
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	3b01      	subs	r3, #1
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b01      	cmp	r3, #1
 8006704:	d119      	bne.n	800673a <HAL_SPI_TransmitReceive+0x1a4>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	d014      	beq.n	800673a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	b292      	uxth	r2, r2
 800671c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006722:	1c9a      	adds	r2, r3, #2
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006736:	2301      	movs	r3, #1
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800673a:	f7fc fb19 	bl	8002d70 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006746:	429a      	cmp	r2, r3
 8006748:	d80d      	bhi.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
 800674a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006750:	d009      	beq.n	8006766 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e0bc      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800676a:	b29b      	uxth	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1a0      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x11c>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006774:	b29b      	uxth	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d19b      	bne.n	80066b2 <HAL_SPI_TransmitReceive+0x11c>
 800677a:	e082      	b.n	8006882 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_SPI_TransmitReceive+0x1f4>
 8006784:	8afb      	ldrh	r3, [r7, #22]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d171      	bne.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	7812      	ldrb	r2, [r2, #0]
 8006796:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067b0:	e05d      	b.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	f003 0302 	and.w	r3, r3, #2
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d11c      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x264>
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d017      	beq.n	80067fa <HAL_SPI_TransmitReceive+0x264>
 80067ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d114      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330c      	adds	r3, #12
 80067da:	7812      	ldrb	r2, [r2, #0]
 80067dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067f6:	2300      	movs	r3, #0
 80067f8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b01      	cmp	r3, #1
 8006806:	d119      	bne.n	800683c <HAL_SPI_TransmitReceive+0x2a6>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800680c:	b29b      	uxth	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d014      	beq.n	800683c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68da      	ldr	r2, [r3, #12]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682e:	b29b      	uxth	r3, r3
 8006830:	3b01      	subs	r3, #1
 8006832:	b29a      	uxth	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006838:	2301      	movs	r3, #1
 800683a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800683c:	f7fc fa98 	bl	8002d70 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006848:	429a      	cmp	r2, r3
 800684a:	d803      	bhi.n	8006854 <HAL_SPI_TransmitReceive+0x2be>
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006852:	d102      	bne.n	800685a <HAL_SPI_TransmitReceive+0x2c4>
 8006854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006856:	2b00      	cmp	r3, #0
 8006858:	d109      	bne.n	800686e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e038      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006872:	b29b      	uxth	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d19c      	bne.n	80067b2 <HAL_SPI_TransmitReceive+0x21c>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d197      	bne.n	80067b2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006882:	6a3a      	ldr	r2, [r7, #32]
 8006884:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f8b6 	bl	80069f8 <SPI_EndRxTxTransaction>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d008      	beq.n	80068a4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e01d      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068ac:	2300      	movs	r3, #0
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	613b      	str	r3, [r7, #16]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	613b      	str	r3, [r7, #16]
 80068c0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2201      	movs	r2, #1
 80068c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e000      	b.n	80068e0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80068de:	2300      	movs	r3, #0
  }
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3728      	adds	r7, #40	@ 0x28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	603b      	str	r3, [r7, #0]
 80068f4:	4613      	mov	r3, r2
 80068f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068f8:	f7fc fa3a 	bl	8002d70 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006900:	1a9b      	subs	r3, r3, r2
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	4413      	add	r3, r2
 8006906:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006908:	f7fc fa32 	bl	8002d70 <HAL_GetTick>
 800690c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800690e:	4b39      	ldr	r3, [pc, #228]	@ (80069f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	015b      	lsls	r3, r3, #5
 8006914:	0d1b      	lsrs	r3, r3, #20
 8006916:	69fa      	ldr	r2, [r7, #28]
 8006918:	fb02 f303 	mul.w	r3, r2, r3
 800691c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800691e:	e054      	b.n	80069ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006926:	d050      	beq.n	80069ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006928:	f7fc fa22 	bl	8002d70 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	69fa      	ldr	r2, [r7, #28]
 8006934:	429a      	cmp	r2, r3
 8006936:	d902      	bls.n	800693e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d13d      	bne.n	80069ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800694c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006956:	d111      	bne.n	800697c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006960:	d004      	beq.n	800696c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800696a:	d107      	bne.n	800697c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800697a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006980:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006984:	d10f      	bne.n	80069a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e017      	b.n	80069ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	4013      	ands	r3, r2
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	bf0c      	ite	eq
 80069da:	2301      	moveq	r3, #1
 80069dc:	2300      	movne	r3, #0
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	461a      	mov	r2, r3
 80069e2:	79fb      	ldrb	r3, [r7, #7]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d19b      	bne.n	8006920 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	20000060 	.word	0x20000060

080069f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af02      	add	r7, sp, #8
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2102      	movs	r1, #2
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f7ff ff6a 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d007      	beq.n	8006a2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	f043 0220 	orr.w	r2, r3, #32
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e013      	b.n	8006a52 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2200      	movs	r2, #0
 8006a32:	2180      	movs	r1, #128	@ 0x80
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f7ff ff57 	bl	80068e8 <SPI_WaitFlagStateUntilTimeout>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d007      	beq.n	8006a50 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a44:	f043 0220 	orr.w	r2, r3, #32
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	e000      	b.n	8006a52 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}

08006a5a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b082      	sub	sp, #8
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d101      	bne.n	8006a6c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e041      	b.n	8006af0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d106      	bne.n	8006a86 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7fb ff95 	bl	80029b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	3304      	adds	r3, #4
 8006a96:	4619      	mov	r1, r3
 8006a98:	4610      	mov	r0, r2
 8006a9a:	f000 fded 	bl	8007678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3708      	adds	r7, #8
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d001      	beq.n	8006b10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e04e      	b.n	8006bae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f042 0201 	orr.w	r2, r2, #1
 8006b26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a22      	ldr	r2, [pc, #136]	@ (8006bb8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d022      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b3a:	d01d      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a1e      	ldr	r2, [pc, #120]	@ (8006bbc <HAL_TIM_Base_Start_IT+0xc4>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d018      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8006bc0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d013      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a1b      	ldr	r2, [pc, #108]	@ (8006bc4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d00e      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8006bc8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d009      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a18      	ldr	r2, [pc, #96]	@ (8006bcc <HAL_TIM_Base_Start_IT+0xd4>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d004      	beq.n	8006b78 <HAL_TIM_Base_Start_IT+0x80>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a17      	ldr	r2, [pc, #92]	@ (8006bd0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d111      	bne.n	8006b9c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 0307 	and.w	r3, r3, #7
 8006b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2b06      	cmp	r3, #6
 8006b88:	d010      	beq.n	8006bac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f042 0201 	orr.w	r2, r2, #1
 8006b98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b9a:	e007      	b.n	8006bac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f042 0201 	orr.w	r2, r2, #1
 8006baa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3714      	adds	r7, #20
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bc80      	pop	{r7}
 8006bb6:	4770      	bx	lr
 8006bb8:	40010000 	.word	0x40010000
 8006bbc:	40000400 	.word	0x40000400
 8006bc0:	40000800 	.word	0x40000800
 8006bc4:	40000c00 	.word	0x40000c00
 8006bc8:	40010400 	.word	0x40010400
 8006bcc:	40014000 	.word	0x40014000
 8006bd0:	40001800 	.word	0x40001800

08006bd4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e041      	b.n	8006c6a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f839 	bl	8006c72 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3304      	adds	r3, #4
 8006c10:	4619      	mov	r1, r3
 8006c12:	4610      	mov	r0, r2
 8006c14:	f000 fd30 	bl	8007678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3708      	adds	r7, #8
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}

08006c72 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006c7a:	bf00      	nop
 8006c7c:	370c      	adds	r7, #12
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bc80      	pop	{r7}
 8006c82:	4770      	bx	lr

08006c84 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d104      	bne.n	8006c9e <HAL_TIM_IC_Start+0x1a>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	e013      	b.n	8006cc6 <HAL_TIM_IC_Start+0x42>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	d104      	bne.n	8006cae <HAL_TIM_IC_Start+0x2a>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	e00b      	b.n	8006cc6 <HAL_TIM_IC_Start+0x42>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2b08      	cmp	r3, #8
 8006cb2:	d104      	bne.n	8006cbe <HAL_TIM_IC_Start+0x3a>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	e003      	b.n	8006cc6 <HAL_TIM_IC_Start+0x42>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d104      	bne.n	8006cd8 <HAL_TIM_IC_Start+0x54>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	e013      	b.n	8006d00 <HAL_TIM_IC_Start+0x7c>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	2b04      	cmp	r3, #4
 8006cdc:	d104      	bne.n	8006ce8 <HAL_TIM_IC_Start+0x64>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	e00b      	b.n	8006d00 <HAL_TIM_IC_Start+0x7c>
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	2b08      	cmp	r3, #8
 8006cec:	d104      	bne.n	8006cf8 <HAL_TIM_IC_Start+0x74>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	e003      	b.n	8006d00 <HAL_TIM_IC_Start+0x7c>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d102      	bne.n	8006d0e <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d08:	7bbb      	ldrb	r3, [r7, #14]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d001      	beq.n	8006d12 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e081      	b.n	8006e16 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d104      	bne.n	8006d22 <HAL_TIM_IC_Start+0x9e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d20:	e013      	b.n	8006d4a <HAL_TIM_IC_Start+0xc6>
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	2b04      	cmp	r3, #4
 8006d26:	d104      	bne.n	8006d32 <HAL_TIM_IC_Start+0xae>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d30:	e00b      	b.n	8006d4a <HAL_TIM_IC_Start+0xc6>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	2b08      	cmp	r3, #8
 8006d36:	d104      	bne.n	8006d42 <HAL_TIM_IC_Start+0xbe>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d40:	e003      	b.n	8006d4a <HAL_TIM_IC_Start+0xc6>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2202      	movs	r2, #2
 8006d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d104      	bne.n	8006d5a <HAL_TIM_IC_Start+0xd6>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2202      	movs	r2, #2
 8006d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d58:	e013      	b.n	8006d82 <HAL_TIM_IC_Start+0xfe>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d104      	bne.n	8006d6a <HAL_TIM_IC_Start+0xe6>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2202      	movs	r2, #2
 8006d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d68:	e00b      	b.n	8006d82 <HAL_TIM_IC_Start+0xfe>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d104      	bne.n	8006d7a <HAL_TIM_IC_Start+0xf6>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2202      	movs	r2, #2
 8006d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d78:	e003      	b.n	8006d82 <HAL_TIM_IC_Start+0xfe>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2202      	movs	r2, #2
 8006d7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2201      	movs	r2, #1
 8006d88:	6839      	ldr	r1, [r7, #0]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f000 ff6b 	bl	8007c66 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a22      	ldr	r2, [pc, #136]	@ (8006e20 <HAL_TIM_IC_Start+0x19c>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d022      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da2:	d01d      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a1e      	ldr	r2, [pc, #120]	@ (8006e24 <HAL_TIM_IC_Start+0x1a0>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d018      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e28 <HAL_TIM_IC_Start+0x1a4>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d013      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006e2c <HAL_TIM_IC_Start+0x1a8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00e      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8006e30 <HAL_TIM_IC_Start+0x1ac>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d009      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a18      	ldr	r2, [pc, #96]	@ (8006e34 <HAL_TIM_IC_Start+0x1b0>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d004      	beq.n	8006de0 <HAL_TIM_IC_Start+0x15c>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a17      	ldr	r2, [pc, #92]	@ (8006e38 <HAL_TIM_IC_Start+0x1b4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d111      	bne.n	8006e04 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 0307 	and.w	r3, r3, #7
 8006dea:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2b06      	cmp	r3, #6
 8006df0:	d010      	beq.n	8006e14 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f042 0201 	orr.w	r2, r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e02:	e007      	b.n	8006e14 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0201 	orr.w	r2, r2, #1
 8006e12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	40010000 	.word	0x40010000
 8006e24:	40000400 	.word	0x40000400
 8006e28:	40000800 	.word	0x40000800
 8006e2c:	40000c00 	.word	0x40000c00
 8006e30:	40010400 	.word	0x40010400
 8006e34:	40014000 	.word	0x40014000
 8006e38:	40001800 	.word	0x40001800

08006e3c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e46:	2300      	movs	r3, #0
 8006e48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_IC_Start_IT+0x1e>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	e013      	b.n	8006e82 <HAL_TIM_IC_Start_IT+0x46>
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b04      	cmp	r3, #4
 8006e5e:	d104      	bne.n	8006e6a <HAL_TIM_IC_Start_IT+0x2e>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	e00b      	b.n	8006e82 <HAL_TIM_IC_Start_IT+0x46>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b08      	cmp	r3, #8
 8006e6e:	d104      	bne.n	8006e7a <HAL_TIM_IC_Start_IT+0x3e>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	e003      	b.n	8006e82 <HAL_TIM_IC_Start_IT+0x46>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d104      	bne.n	8006e94 <HAL_TIM_IC_Start_IT+0x58>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	e013      	b.n	8006ebc <HAL_TIM_IC_Start_IT+0x80>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b04      	cmp	r3, #4
 8006e98:	d104      	bne.n	8006ea4 <HAL_TIM_IC_Start_IT+0x68>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	e00b      	b.n	8006ebc <HAL_TIM_IC_Start_IT+0x80>
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	2b08      	cmp	r3, #8
 8006ea8:	d104      	bne.n	8006eb4 <HAL_TIM_IC_Start_IT+0x78>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	e003      	b.n	8006ebc <HAL_TIM_IC_Start_IT+0x80>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ebe:	7bbb      	ldrb	r3, [r7, #14]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d102      	bne.n	8006eca <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ec4:	7b7b      	ldrb	r3, [r7, #13]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d001      	beq.n	8006ece <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e0cc      	b.n	8007068 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d104      	bne.n	8006ede <HAL_TIM_IC_Start_IT+0xa2>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006edc:	e013      	b.n	8006f06 <HAL_TIM_IC_Start_IT+0xca>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b04      	cmp	r3, #4
 8006ee2:	d104      	bne.n	8006eee <HAL_TIM_IC_Start_IT+0xb2>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006eec:	e00b      	b.n	8006f06 <HAL_TIM_IC_Start_IT+0xca>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d104      	bne.n	8006efe <HAL_TIM_IC_Start_IT+0xc2>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006efc:	e003      	b.n	8006f06 <HAL_TIM_IC_Start_IT+0xca>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2202      	movs	r2, #2
 8006f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_IC_Start_IT+0xda>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f14:	e013      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x102>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b04      	cmp	r3, #4
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Start_IT+0xea>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f24:	e00b      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x102>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b08      	cmp	r3, #8
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Start_IT+0xfa>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f34:	e003      	b.n	8006f3e <HAL_TIM_IC_Start_IT+0x102>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	2b0c      	cmp	r3, #12
 8006f42:	d841      	bhi.n	8006fc8 <HAL_TIM_IC_Start_IT+0x18c>
 8006f44:	a201      	add	r2, pc, #4	@ (adr r2, 8006f4c <HAL_TIM_IC_Start_IT+0x110>)
 8006f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4a:	bf00      	nop
 8006f4c:	08006f81 	.word	0x08006f81
 8006f50:	08006fc9 	.word	0x08006fc9
 8006f54:	08006fc9 	.word	0x08006fc9
 8006f58:	08006fc9 	.word	0x08006fc9
 8006f5c:	08006f93 	.word	0x08006f93
 8006f60:	08006fc9 	.word	0x08006fc9
 8006f64:	08006fc9 	.word	0x08006fc9
 8006f68:	08006fc9 	.word	0x08006fc9
 8006f6c:	08006fa5 	.word	0x08006fa5
 8006f70:	08006fc9 	.word	0x08006fc9
 8006f74:	08006fc9 	.word	0x08006fc9
 8006f78:	08006fc9 	.word	0x08006fc9
 8006f7c:	08006fb7 	.word	0x08006fb7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f042 0202 	orr.w	r2, r2, #2
 8006f8e:	60da      	str	r2, [r3, #12]
      break;
 8006f90:	e01d      	b.n	8006fce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68da      	ldr	r2, [r3, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f042 0204 	orr.w	r2, r2, #4
 8006fa0:	60da      	str	r2, [r3, #12]
      break;
 8006fa2:	e014      	b.n	8006fce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0208 	orr.w	r2, r2, #8
 8006fb2:	60da      	str	r2, [r3, #12]
      break;
 8006fb4:	e00b      	b.n	8006fce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68da      	ldr	r2, [r3, #12]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f042 0210 	orr.w	r2, r2, #16
 8006fc4:	60da      	str	r2, [r3, #12]
      break;
 8006fc6:	e002      	b.n	8006fce <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	73fb      	strb	r3, [r7, #15]
      break;
 8006fcc:	bf00      	nop
  }

  if (status == HAL_OK)
 8006fce:	7bfb      	ldrb	r3, [r7, #15]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d148      	bne.n	8007066 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	6839      	ldr	r1, [r7, #0]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f000 fe42 	bl	8007c66 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a22      	ldr	r2, [pc, #136]	@ (8007070 <HAL_TIM_IC_Start_IT+0x234>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d022      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ff4:	d01d      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8007074 <HAL_TIM_IC_Start_IT+0x238>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d018      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a1c      	ldr	r2, [pc, #112]	@ (8007078 <HAL_TIM_IC_Start_IT+0x23c>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d013      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a1b      	ldr	r2, [pc, #108]	@ (800707c <HAL_TIM_IC_Start_IT+0x240>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d00e      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a19      	ldr	r2, [pc, #100]	@ (8007080 <HAL_TIM_IC_Start_IT+0x244>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d009      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a18      	ldr	r2, [pc, #96]	@ (8007084 <HAL_TIM_IC_Start_IT+0x248>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d004      	beq.n	8007032 <HAL_TIM_IC_Start_IT+0x1f6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <HAL_TIM_IC_Start_IT+0x24c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d111      	bne.n	8007056 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	2b06      	cmp	r3, #6
 8007042:	d010      	beq.n	8007066 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0201 	orr.w	r2, r2, #1
 8007052:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007054:	e007      	b.n	8007066 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f042 0201 	orr.w	r2, r2, #1
 8007064:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007066:	7bfb      	ldrb	r3, [r7, #15]
}
 8007068:	4618      	mov	r0, r3
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	40010000 	.word	0x40010000
 8007074:	40000400 	.word	0x40000400
 8007078:	40000800 	.word	0x40000800
 800707c:	40000c00 	.word	0x40000c00
 8007080:	40010400 	.word	0x40010400
 8007084:	40014000 	.word	0x40014000
 8007088:	40001800 	.word	0x40001800

0800708c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d020      	beq.n	80070f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d01b      	beq.n	80070f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f06f 0202 	mvn.w	r2, #2
 80070c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	f003 0303 	and.w	r3, r3, #3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d003      	beq.n	80070de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7fa fabe 	bl	8001658 <HAL_TIM_IC_CaptureCallback>
 80070dc:	e005      	b.n	80070ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 faae 	bl	8007640 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fab4 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f003 0304 	and.w	r3, r3, #4
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d020      	beq.n	800713c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01b      	beq.n	800713c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f06f 0204 	mvn.w	r2, #4
 800710c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2202      	movs	r2, #2
 8007112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f7fa fa98 	bl	8001658 <HAL_TIM_IC_CaptureCallback>
 8007128:	e005      	b.n	8007136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fa88 	bl	8007640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 fa8e 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	f003 0308 	and.w	r3, r3, #8
 8007142:	2b00      	cmp	r3, #0
 8007144:	d020      	beq.n	8007188 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b00      	cmp	r3, #0
 800714e:	d01b      	beq.n	8007188 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f06f 0208 	mvn.w	r2, #8
 8007158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2204      	movs	r2, #4
 800715e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f7fa fa72 	bl	8001658 <HAL_TIM_IC_CaptureCallback>
 8007174:	e005      	b.n	8007182 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fa62 	bl	8007640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fa68 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 0310 	and.w	r3, r3, #16
 800718e:	2b00      	cmp	r3, #0
 8007190:	d020      	beq.n	80071d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f003 0310 	and.w	r3, r3, #16
 8007198:	2b00      	cmp	r3, #0
 800719a:	d01b      	beq.n	80071d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f06f 0210 	mvn.w	r2, #16
 80071a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2208      	movs	r2, #8
 80071aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d003      	beq.n	80071c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f7fa fa4c 	bl	8001658 <HAL_TIM_IC_CaptureCallback>
 80071c0:	e005      	b.n	80071ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fa3c 	bl	8007640 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fa42 	bl	8007652 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00c      	beq.n	80071f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f003 0301 	and.w	r3, r3, #1
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d007      	beq.n	80071f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f06f 0201 	mvn.w	r2, #1
 80071f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f7fa f9f6 	bl	80015e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00c      	beq.n	800721c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007208:	2b00      	cmp	r3, #0
 800720a:	d007      	beq.n	800721c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 fdcd 	bl	8007db6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00c      	beq.n	8007240 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d007      	beq.n	8007240 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fa12 	bl	8007664 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f003 0320 	and.w	r3, r3, #32
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00c      	beq.n	8007264 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f003 0320 	and.w	r3, r3, #32
 8007250:	2b00      	cmp	r3, #0
 8007252:	d007      	beq.n	8007264 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f06f 0220 	mvn.w	r2, #32
 800725c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 fda0 	bl	8007da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007264:	bf00      	nop
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007278:	2300      	movs	r3, #0
 800727a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007282:	2b01      	cmp	r3, #1
 8007284:	d101      	bne.n	800728a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007286:	2302      	movs	r3, #2
 8007288:	e088      	b.n	800739c <HAL_TIM_IC_ConfigChannel+0x130>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d11b      	bne.n	80072d0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80072a8:	f000 fb22 	bl	80078f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	699a      	ldr	r2, [r3, #24]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 020c 	bic.w	r2, r2, #12
 80072ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6999      	ldr	r1, [r3, #24]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	689a      	ldr	r2, [r3, #8]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	430a      	orrs	r2, r1
 80072cc:	619a      	str	r2, [r3, #24]
 80072ce:	e060      	b.n	8007392 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d11c      	bne.n	8007310 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80072e6:	f000 fba3 	bl	8007a30 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699a      	ldr	r2, [r3, #24]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80072f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6999      	ldr	r1, [r3, #24]
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	021a      	lsls	r2, r3, #8
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	619a      	str	r2, [r3, #24]
 800730e:	e040      	b.n	8007392 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b08      	cmp	r3, #8
 8007314:	d11b      	bne.n	800734e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007326:	f000 fbee 	bl	8007b06 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	69da      	ldr	r2, [r3, #28]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f022 020c 	bic.w	r2, r2, #12
 8007338:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	69d9      	ldr	r1, [r3, #28]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	689a      	ldr	r2, [r3, #8]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	430a      	orrs	r2, r1
 800734a:	61da      	str	r2, [r3, #28]
 800734c:	e021      	b.n	8007392 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2b0c      	cmp	r3, #12
 8007352:	d11c      	bne.n	800738e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007364:	f000 fc0a 	bl	8007b7c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	69da      	ldr	r2, [r3, #28]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007376:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	69d9      	ldr	r1, [r3, #28]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	021a      	lsls	r2, r3, #8
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	61da      	str	r2, [r3, #28]
 800738c:	e001      	b.n	8007392 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800739a:	7dfb      	ldrb	r3, [r7, #23]
}
 800739c:	4618      	mov	r0, r3
 800739e:	3718      	adds	r7, #24
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d101      	bne.n	80073c0 <HAL_TIM_ConfigClockSource+0x1c>
 80073bc:	2302      	movs	r3, #2
 80073be:	e0b4      	b.n	800752a <HAL_TIM_ConfigClockSource+0x186>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80073de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80073e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68ba      	ldr	r2, [r7, #8]
 80073ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073f8:	d03e      	beq.n	8007478 <HAL_TIM_ConfigClockSource+0xd4>
 80073fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073fe:	f200 8087 	bhi.w	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007406:	f000 8086 	beq.w	8007516 <HAL_TIM_ConfigClockSource+0x172>
 800740a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800740e:	d87f      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007410:	2b70      	cmp	r3, #112	@ 0x70
 8007412:	d01a      	beq.n	800744a <HAL_TIM_ConfigClockSource+0xa6>
 8007414:	2b70      	cmp	r3, #112	@ 0x70
 8007416:	d87b      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007418:	2b60      	cmp	r3, #96	@ 0x60
 800741a:	d050      	beq.n	80074be <HAL_TIM_ConfigClockSource+0x11a>
 800741c:	2b60      	cmp	r3, #96	@ 0x60
 800741e:	d877      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007420:	2b50      	cmp	r3, #80	@ 0x50
 8007422:	d03c      	beq.n	800749e <HAL_TIM_ConfigClockSource+0xfa>
 8007424:	2b50      	cmp	r3, #80	@ 0x50
 8007426:	d873      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007428:	2b40      	cmp	r3, #64	@ 0x40
 800742a:	d058      	beq.n	80074de <HAL_TIM_ConfigClockSource+0x13a>
 800742c:	2b40      	cmp	r3, #64	@ 0x40
 800742e:	d86f      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007430:	2b30      	cmp	r3, #48	@ 0x30
 8007432:	d064      	beq.n	80074fe <HAL_TIM_ConfigClockSource+0x15a>
 8007434:	2b30      	cmp	r3, #48	@ 0x30
 8007436:	d86b      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007438:	2b20      	cmp	r3, #32
 800743a:	d060      	beq.n	80074fe <HAL_TIM_ConfigClockSource+0x15a>
 800743c:	2b20      	cmp	r3, #32
 800743e:	d867      	bhi.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
 8007440:	2b00      	cmp	r3, #0
 8007442:	d05c      	beq.n	80074fe <HAL_TIM_ConfigClockSource+0x15a>
 8007444:	2b10      	cmp	r3, #16
 8007446:	d05a      	beq.n	80074fe <HAL_TIM_ConfigClockSource+0x15a>
 8007448:	e062      	b.n	8007510 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800745a:	f000 fbe5 	bl	8007c28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800746c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	609a      	str	r2, [r3, #8]
      break;
 8007476:	e04f      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007488:	f000 fbce 	bl	8007c28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689a      	ldr	r2, [r3, #8]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800749a:	609a      	str	r2, [r3, #8]
      break;
 800749c:	e03c      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074aa:	461a      	mov	r2, r3
 80074ac:	f000 fa92 	bl	80079d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2150      	movs	r1, #80	@ 0x50
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fb9c 	bl	8007bf4 <TIM_ITRx_SetConfig>
      break;
 80074bc:	e02c      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074ca:	461a      	mov	r2, r3
 80074cc:	f000 faec 	bl	8007aa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2160      	movs	r1, #96	@ 0x60
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 fb8c 	bl	8007bf4 <TIM_ITRx_SetConfig>
      break;
 80074dc:	e01c      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ea:	461a      	mov	r2, r3
 80074ec:	f000 fa72 	bl	80079d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2140      	movs	r1, #64	@ 0x40
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 fb7c 	bl	8007bf4 <TIM_ITRx_SetConfig>
      break;
 80074fc:	e00c      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4619      	mov	r1, r3
 8007508:	4610      	mov	r0, r2
 800750a:	f000 fb73 	bl	8007bf4 <TIM_ITRx_SetConfig>
      break;
 800750e:	e003      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	73fb      	strb	r3, [r7, #15]
      break;
 8007514:	e000      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007516:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007528:	7bfb      	ldrb	r3, [r7, #15]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b082      	sub	sp, #8
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007542:	2b01      	cmp	r3, #1
 8007544:	d101      	bne.n	800754a <HAL_TIM_SlaveConfigSynchro+0x18>
 8007546:	2302      	movs	r3, #2
 8007548:	e031      	b.n	80075ae <HAL_TIM_SlaveConfigSynchro+0x7c>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2202      	movs	r2, #2
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f935 	bl	80077cc <TIM_SlaveTimer_SetConfig>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d009      	beq.n	800757c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e018      	b.n	80075ae <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68da      	ldr	r2, [r3, #12]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800758a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800759a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	2b0c      	cmp	r3, #12
 80075ca:	d831      	bhi.n	8007630 <HAL_TIM_ReadCapturedValue+0x78>
 80075cc:	a201      	add	r2, pc, #4	@ (adr r2, 80075d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80075ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d2:	bf00      	nop
 80075d4:	08007609 	.word	0x08007609
 80075d8:	08007631 	.word	0x08007631
 80075dc:	08007631 	.word	0x08007631
 80075e0:	08007631 	.word	0x08007631
 80075e4:	08007613 	.word	0x08007613
 80075e8:	08007631 	.word	0x08007631
 80075ec:	08007631 	.word	0x08007631
 80075f0:	08007631 	.word	0x08007631
 80075f4:	0800761d 	.word	0x0800761d
 80075f8:	08007631 	.word	0x08007631
 80075fc:	08007631 	.word	0x08007631
 8007600:	08007631 	.word	0x08007631
 8007604:	08007627 	.word	0x08007627
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800760e:	60fb      	str	r3, [r7, #12]

      break;
 8007610:	e00f      	b.n	8007632 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007618:	60fb      	str	r3, [r7, #12]

      break;
 800761a:	e00a      	b.n	8007632 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007622:	60fb      	str	r3, [r7, #12]

      break;
 8007624:	e005      	b.n	8007632 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800762c:	60fb      	str	r3, [r7, #12]

      break;
 800762e:	e000      	b.n	8007632 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007630:	bf00      	nop
  }

  return tmpreg;
 8007632:	68fb      	ldr	r3, [r7, #12]
}
 8007634:	4618      	mov	r0, r3
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	bc80      	pop	{r7}
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop

08007640 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	bc80      	pop	{r7}
 8007650:	4770      	bx	lr

08007652 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007652:	b480      	push	{r7}
 8007654:	b083      	sub	sp, #12
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765a:	bf00      	nop
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	bc80      	pop	{r7}
 8007662:	4770      	bx	lr

08007664 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	bc80      	pop	{r7}
 8007674:	4770      	bx	lr
	...

08007678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a45      	ldr	r2, [pc, #276]	@ (80077a0 <TIM_Base_SetConfig+0x128>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d013      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007696:	d00f      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a42      	ldr	r2, [pc, #264]	@ (80077a4 <TIM_Base_SetConfig+0x12c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d00b      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a41      	ldr	r2, [pc, #260]	@ (80077a8 <TIM_Base_SetConfig+0x130>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d007      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a40      	ldr	r2, [pc, #256]	@ (80077ac <TIM_Base_SetConfig+0x134>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d003      	beq.n	80076b8 <TIM_Base_SetConfig+0x40>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a3f      	ldr	r2, [pc, #252]	@ (80077b0 <TIM_Base_SetConfig+0x138>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d108      	bne.n	80076ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a34      	ldr	r2, [pc, #208]	@ (80077a0 <TIM_Base_SetConfig+0x128>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d02b      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d8:	d027      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a31      	ldr	r2, [pc, #196]	@ (80077a4 <TIM_Base_SetConfig+0x12c>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d023      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a30      	ldr	r2, [pc, #192]	@ (80077a8 <TIM_Base_SetConfig+0x130>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d01f      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a2f      	ldr	r2, [pc, #188]	@ (80077ac <TIM_Base_SetConfig+0x134>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d01b      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2e      	ldr	r2, [pc, #184]	@ (80077b0 <TIM_Base_SetConfig+0x138>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d017      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a2d      	ldr	r2, [pc, #180]	@ (80077b4 <TIM_Base_SetConfig+0x13c>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d013      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a2c      	ldr	r2, [pc, #176]	@ (80077b8 <TIM_Base_SetConfig+0x140>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d00f      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a2b      	ldr	r2, [pc, #172]	@ (80077bc <TIM_Base_SetConfig+0x144>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d00b      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2a      	ldr	r2, [pc, #168]	@ (80077c0 <TIM_Base_SetConfig+0x148>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d007      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a29      	ldr	r2, [pc, #164]	@ (80077c4 <TIM_Base_SetConfig+0x14c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d003      	beq.n	800772a <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a28      	ldr	r2, [pc, #160]	@ (80077c8 <TIM_Base_SetConfig+0x150>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d108      	bne.n	800773c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	4313      	orrs	r3, r2
 800773a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	695b      	ldr	r3, [r3, #20]
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	68fa      	ldr	r2, [r7, #12]
 800774e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	689a      	ldr	r2, [r3, #8]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a0f      	ldr	r2, [pc, #60]	@ (80077a0 <TIM_Base_SetConfig+0x128>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d003      	beq.n	8007770 <TIM_Base_SetConfig+0xf8>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a11      	ldr	r2, [pc, #68]	@ (80077b0 <TIM_Base_SetConfig+0x138>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d103      	bne.n	8007778 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	691a      	ldr	r2, [r3, #16]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f003 0301 	and.w	r3, r3, #1
 8007786:	2b01      	cmp	r3, #1
 8007788:	d105      	bne.n	8007796 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	f023 0201 	bic.w	r2, r3, #1
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	611a      	str	r2, [r3, #16]
  }
}
 8007796:	bf00      	nop
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr
 80077a0:	40010000 	.word	0x40010000
 80077a4:	40000400 	.word	0x40000400
 80077a8:	40000800 	.word	0x40000800
 80077ac:	40000c00 	.word	0x40000c00
 80077b0:	40010400 	.word	0x40010400
 80077b4:	40014000 	.word	0x40014000
 80077b8:	40014400 	.word	0x40014400
 80077bc:	40014800 	.word	0x40014800
 80077c0:	40001800 	.word	0x40001800
 80077c4:	40001c00 	.word	0x40001c00
 80077c8:	40002000 	.word	0x40002000

080077cc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077d6:	2300      	movs	r3, #0
 80077d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077e8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	f023 0307 	bic.w	r3, r3, #7
 80077fa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	4313      	orrs	r3, r2
 8007804:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	2b70      	cmp	r3, #112	@ 0x70
 8007814:	d01a      	beq.n	800784c <TIM_SlaveTimer_SetConfig+0x80>
 8007816:	2b70      	cmp	r3, #112	@ 0x70
 8007818:	d860      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 800781a:	2b60      	cmp	r3, #96	@ 0x60
 800781c:	d054      	beq.n	80078c8 <TIM_SlaveTimer_SetConfig+0xfc>
 800781e:	2b60      	cmp	r3, #96	@ 0x60
 8007820:	d85c      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 8007822:	2b50      	cmp	r3, #80	@ 0x50
 8007824:	d046      	beq.n	80078b4 <TIM_SlaveTimer_SetConfig+0xe8>
 8007826:	2b50      	cmp	r3, #80	@ 0x50
 8007828:	d858      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 800782a:	2b40      	cmp	r3, #64	@ 0x40
 800782c:	d019      	beq.n	8007862 <TIM_SlaveTimer_SetConfig+0x96>
 800782e:	2b40      	cmp	r3, #64	@ 0x40
 8007830:	d854      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 8007832:	2b30      	cmp	r3, #48	@ 0x30
 8007834:	d055      	beq.n	80078e2 <TIM_SlaveTimer_SetConfig+0x116>
 8007836:	2b30      	cmp	r3, #48	@ 0x30
 8007838:	d850      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 800783a:	2b20      	cmp	r3, #32
 800783c:	d051      	beq.n	80078e2 <TIM_SlaveTimer_SetConfig+0x116>
 800783e:	2b20      	cmp	r3, #32
 8007840:	d84c      	bhi.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d04d      	beq.n	80078e2 <TIM_SlaveTimer_SetConfig+0x116>
 8007846:	2b10      	cmp	r3, #16
 8007848:	d04b      	beq.n	80078e2 <TIM_SlaveTimer_SetConfig+0x116>
 800784a:	e047      	b.n	80078dc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800785c:	f000 f9e4 	bl	8007c28 <TIM_ETR_SetConfig>
      break;
 8007860:	e040      	b.n	80078e4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b05      	cmp	r3, #5
 8007868:	d101      	bne.n	800786e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e03b      	b.n	80078e6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	6a1b      	ldr	r3, [r3, #32]
 8007874:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	6a1a      	ldr	r2, [r3, #32]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f022 0201 	bic.w	r2, r2, #1
 8007884:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007894:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	68ba      	ldr	r2, [r7, #8]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	621a      	str	r2, [r3, #32]
      break;
 80078b2:	e017      	b.n	80078e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078c0:	461a      	mov	r2, r3
 80078c2:	f000 f887 	bl	80079d4 <TIM_TI1_ConfigInputStage>
      break;
 80078c6:	e00d      	b.n	80078e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078d4:	461a      	mov	r2, r3
 80078d6:	f000 f8e7 	bl	8007aa8 <TIM_TI2_ConfigInputStage>
      break;
 80078da:	e003      	b.n	80078e4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	75fb      	strb	r3, [r7, #23]
      break;
 80078e0:	e000      	b.n	80078e4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80078e2:	bf00      	nop
  }

  return status;
 80078e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
	...

080078f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6a1b      	ldr	r3, [r3, #32]
 8007908:	f023 0201 	bic.w	r2, r3, #1
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	4a27      	ldr	r2, [pc, #156]	@ (80079b8 <TIM_TI1_SetConfig+0xc8>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d01b      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007924:	d017      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	4a24      	ldr	r2, [pc, #144]	@ (80079bc <TIM_TI1_SetConfig+0xcc>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d013      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	4a23      	ldr	r2, [pc, #140]	@ (80079c0 <TIM_TI1_SetConfig+0xd0>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00f      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4a22      	ldr	r2, [pc, #136]	@ (80079c4 <TIM_TI1_SetConfig+0xd4>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00b      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	4a21      	ldr	r2, [pc, #132]	@ (80079c8 <TIM_TI1_SetConfig+0xd8>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	4a20      	ldr	r2, [pc, #128]	@ (80079cc <TIM_TI1_SetConfig+0xdc>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d003      	beq.n	8007956 <TIM_TI1_SetConfig+0x66>
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	4a1f      	ldr	r2, [pc, #124]	@ (80079d0 <TIM_TI1_SetConfig+0xe0>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d101      	bne.n	800795a <TIM_TI1_SetConfig+0x6a>
 8007956:	2301      	movs	r3, #1
 8007958:	e000      	b.n	800795c <TIM_TI1_SetConfig+0x6c>
 800795a:	2300      	movs	r3, #0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d008      	beq.n	8007972 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f023 0303 	bic.w	r3, r3, #3
 8007966:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4313      	orrs	r3, r2
 800796e:	617b      	str	r3, [r7, #20]
 8007970:	e003      	b.n	800797a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	f043 0301 	orr.w	r3, r3, #1
 8007978:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007980:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	011b      	lsls	r3, r3, #4
 8007986:	b2db      	uxtb	r3, r3
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	4313      	orrs	r3, r2
 800798c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f023 030a 	bic.w	r3, r3, #10
 8007994:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	f003 030a 	and.w	r3, r3, #10
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	4313      	orrs	r3, r2
 80079a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	693a      	ldr	r2, [r7, #16]
 80079ac:	621a      	str	r2, [r3, #32]
}
 80079ae:	bf00      	nop
 80079b0:	371c      	adds	r7, #28
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bc80      	pop	{r7}
 80079b6:	4770      	bx	lr
 80079b8:	40010000 	.word	0x40010000
 80079bc:	40000400 	.word	0x40000400
 80079c0:	40000800 	.word	0x40000800
 80079c4:	40000c00 	.word	0x40000c00
 80079c8:	40010400 	.word	0x40010400
 80079cc:	40014000 	.word	0x40014000
 80079d0:	40001800 	.word	0x40001800

080079d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b087      	sub	sp, #28
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0201 	bic.w	r2, r3, #1
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f023 030a 	bic.w	r3, r3, #10
 8007a10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	621a      	str	r2, [r3, #32]
}
 8007a26:	bf00      	nop
 8007a28:	371c      	adds	r7, #28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bc80      	pop	{r7}
 8007a2e:	4770      	bx	lr

08007a30 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	f023 0210 	bic.w	r2, r3, #16
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	021b      	lsls	r3, r3, #8
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	031b      	lsls	r3, r3, #12
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	693a      	ldr	r2, [r7, #16]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a82:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	011b      	lsls	r3, r3, #4
 8007a88:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	621a      	str	r2, [r3, #32]
}
 8007a9e:	bf00      	nop
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bc80      	pop	{r7}
 8007aa6:	4770      	bx	lr

08007aa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	f023 0210 	bic.w	r2, r3, #16
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	699b      	ldr	r3, [r3, #24]
 8007aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	031b      	lsls	r3, r3, #12
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	621a      	str	r2, [r3, #32]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bc80      	pop	{r7}
 8007b04:	4770      	bx	lr

08007b06 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b06:	b480      	push	{r7}
 8007b08:	b087      	sub	sp, #28
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	60f8      	str	r0, [r7, #12]
 8007b0e:	60b9      	str	r1, [r7, #8]
 8007b10:	607a      	str	r2, [r7, #4]
 8007b12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a1b      	ldr	r3, [r3, #32]
 8007b18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	69db      	ldr	r3, [r3, #28]
 8007b2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	f023 0303 	bic.w	r3, r3, #3
 8007b32:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b42:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007b56:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	021b      	lsls	r3, r3, #8
 8007b5c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	621a      	str	r2, [r3, #32]
}
 8007b72:	bf00      	nop
 8007b74:	371c      	adds	r7, #28
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bc80      	pop	{r7}
 8007b7a:	4770      	bx	lr

08007b7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6a1b      	ldr	r3, [r3, #32]
 8007b94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	69db      	ldr	r3, [r3, #28]
 8007ba0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ba8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	021b      	lsls	r3, r3, #8
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	031b      	lsls	r3, r3, #12
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	693a      	ldr	r2, [r7, #16]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007bce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	031b      	lsls	r3, r3, #12
 8007bd4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	697a      	ldr	r2, [r7, #20]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bc80      	pop	{r7}
 8007bf2:	4770      	bx	lr

08007bf4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c0a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	f043 0307 	orr.w	r3, r3, #7
 8007c16:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	609a      	str	r2, [r3, #8]
}
 8007c1e:	bf00      	nop
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bc80      	pop	{r7}
 8007c26:	4770      	bx	lr

08007c28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b087      	sub	sp, #28
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	60b9      	str	r1, [r7, #8]
 8007c32:	607a      	str	r2, [r7, #4]
 8007c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	021a      	lsls	r2, r3, #8
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	609a      	str	r2, [r3, #8]
}
 8007c5c:	bf00      	nop
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bc80      	pop	{r7}
 8007c64:	4770      	bx	lr

08007c66 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b087      	sub	sp, #28
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	60f8      	str	r0, [r7, #12]
 8007c6e:	60b9      	str	r1, [r7, #8]
 8007c70:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	f003 031f 	and.w	r3, r3, #31
 8007c78:	2201      	movs	r2, #1
 8007c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c7e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6a1a      	ldr	r2, [r3, #32]
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	43db      	mvns	r3, r3
 8007c88:	401a      	ands	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a1a      	ldr	r2, [r3, #32]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	f003 031f 	and.w	r3, r3, #31
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c9e:	431a      	orrs	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	621a      	str	r2, [r3, #32]
}
 8007ca4:	bf00      	nop
 8007ca6:	371c      	adds	r7, #28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bc80      	pop	{r7}
 8007cac:	4770      	bx	lr
	...

08007cb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d101      	bne.n	8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	e05a      	b.n	8007d7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a20      	ldr	r2, [pc, #128]	@ (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d022      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d14:	d01d      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d018      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a1a      	ldr	r2, [pc, #104]	@ (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d013      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a19      	ldr	r2, [pc, #100]	@ (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d00e      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a17      	ldr	r2, [pc, #92]	@ (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d009      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a16      	ldr	r2, [pc, #88]	@ (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d004      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a14      	ldr	r2, [pc, #80]	@ (8007da0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d10c      	bne.n	8007d6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc80      	pop	{r7}
 8007d86:	4770      	bx	lr
 8007d88:	40010000 	.word	0x40010000
 8007d8c:	40000400 	.word	0x40000400
 8007d90:	40000800 	.word	0x40000800
 8007d94:	40000c00 	.word	0x40000c00
 8007d98:	40010400 	.word	0x40010400
 8007d9c:	40014000 	.word	0x40014000
 8007da0:	40001800 	.word	0x40001800

08007da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bc80      	pop	{r7}
 8007db4:	4770      	bx	lr

08007db6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007db6:	b480      	push	{r7}
 8007db8:	b083      	sub	sp, #12
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dbe:	bf00      	nop
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bc80      	pop	{r7}
 8007dc6:	4770      	bx	lr

08007dc8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007dc8:	b084      	sub	sp, #16
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	f107 001c 	add.w	r0, r7, #28
 8007dd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dda:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d123      	bne.n	8007e2a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007df6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007e0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d105      	bne.n	8007e1e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f001 fac0 	bl	80093a4 <USB_CoreReset>
 8007e24:	4603      	mov	r3, r0
 8007e26:	73fb      	strb	r3, [r7, #15]
 8007e28:	e010      	b.n	8007e4c <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f001 fab4 	bl	80093a4 <USB_CoreReset>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007e4c:	7fbb      	ldrb	r3, [r7, #30]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d10b      	bne.n	8007e6a <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f043 0206 	orr.w	r2, r3, #6
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f043 0220 	orr.w	r2, r3, #32
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e76:	b004      	add	sp, #16
 8007e78:	4770      	bx	lr
	...

08007e7c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	4613      	mov	r3, r2
 8007e88:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d165      	bne.n	8007f5c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	4a41      	ldr	r2, [pc, #260]	@ (8007f98 <USB_SetTurnaroundTime+0x11c>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d906      	bls.n	8007ea6 <USB_SetTurnaroundTime+0x2a>
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	4a40      	ldr	r2, [pc, #256]	@ (8007f9c <USB_SetTurnaroundTime+0x120>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d202      	bcs.n	8007ea6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ea0:	230f      	movs	r3, #15
 8007ea2:	617b      	str	r3, [r7, #20]
 8007ea4:	e062      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	4a3c      	ldr	r2, [pc, #240]	@ (8007f9c <USB_SetTurnaroundTime+0x120>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d306      	bcc.n	8007ebc <USB_SetTurnaroundTime+0x40>
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8007fa0 <USB_SetTurnaroundTime+0x124>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d202      	bcs.n	8007ebc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007eb6:	230e      	movs	r3, #14
 8007eb8:	617b      	str	r3, [r7, #20]
 8007eba:	e057      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	4a38      	ldr	r2, [pc, #224]	@ (8007fa0 <USB_SetTurnaroundTime+0x124>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d306      	bcc.n	8007ed2 <USB_SetTurnaroundTime+0x56>
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	4a37      	ldr	r2, [pc, #220]	@ (8007fa4 <USB_SetTurnaroundTime+0x128>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d202      	bcs.n	8007ed2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ecc:	230d      	movs	r3, #13
 8007ece:	617b      	str	r3, [r7, #20]
 8007ed0:	e04c      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	4a33      	ldr	r2, [pc, #204]	@ (8007fa4 <USB_SetTurnaroundTime+0x128>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d306      	bcc.n	8007ee8 <USB_SetTurnaroundTime+0x6c>
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	4a32      	ldr	r2, [pc, #200]	@ (8007fa8 <USB_SetTurnaroundTime+0x12c>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d802      	bhi.n	8007ee8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007ee2:	230c      	movs	r3, #12
 8007ee4:	617b      	str	r3, [r7, #20]
 8007ee6:	e041      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	4a2f      	ldr	r2, [pc, #188]	@ (8007fa8 <USB_SetTurnaroundTime+0x12c>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d906      	bls.n	8007efe <USB_SetTurnaroundTime+0x82>
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	4a2e      	ldr	r2, [pc, #184]	@ (8007fac <USB_SetTurnaroundTime+0x130>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d802      	bhi.n	8007efe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007ef8:	230b      	movs	r3, #11
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	e036      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	4a2a      	ldr	r2, [pc, #168]	@ (8007fac <USB_SetTurnaroundTime+0x130>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d906      	bls.n	8007f14 <USB_SetTurnaroundTime+0x98>
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	4a29      	ldr	r2, [pc, #164]	@ (8007fb0 <USB_SetTurnaroundTime+0x134>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d802      	bhi.n	8007f14 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007f0e:	230a      	movs	r3, #10
 8007f10:	617b      	str	r3, [r7, #20]
 8007f12:	e02b      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	4a26      	ldr	r2, [pc, #152]	@ (8007fb0 <USB_SetTurnaroundTime+0x134>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d906      	bls.n	8007f2a <USB_SetTurnaroundTime+0xae>
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	4a25      	ldr	r2, [pc, #148]	@ (8007fb4 <USB_SetTurnaroundTime+0x138>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d202      	bcs.n	8007f2a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007f24:	2309      	movs	r3, #9
 8007f26:	617b      	str	r3, [r7, #20]
 8007f28:	e020      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	4a21      	ldr	r2, [pc, #132]	@ (8007fb4 <USB_SetTurnaroundTime+0x138>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d306      	bcc.n	8007f40 <USB_SetTurnaroundTime+0xc4>
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	4a20      	ldr	r2, [pc, #128]	@ (8007fb8 <USB_SetTurnaroundTime+0x13c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d802      	bhi.n	8007f40 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007f3a:	2308      	movs	r3, #8
 8007f3c:	617b      	str	r3, [r7, #20]
 8007f3e:	e015      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	4a1d      	ldr	r2, [pc, #116]	@ (8007fb8 <USB_SetTurnaroundTime+0x13c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d906      	bls.n	8007f56 <USB_SetTurnaroundTime+0xda>
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8007fbc <USB_SetTurnaroundTime+0x140>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d202      	bcs.n	8007f56 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007f50:	2307      	movs	r3, #7
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	e00a      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007f56:	2306      	movs	r3, #6
 8007f58:	617b      	str	r3, [r7, #20]
 8007f5a:	e007      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d102      	bne.n	8007f68 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007f62:	2309      	movs	r3, #9
 8007f64:	617b      	str	r3, [r7, #20]
 8007f66:	e001      	b.n	8007f6c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007f68:	2309      	movs	r3, #9
 8007f6a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	68da      	ldr	r2, [r3, #12]
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	029b      	lsls	r3, r3, #10
 8007f80:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007f84:	431a      	orrs	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bc80      	pop	{r7}
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	00d8acbf 	.word	0x00d8acbf
 8007f9c:	00e4e1c0 	.word	0x00e4e1c0
 8007fa0:	00f42400 	.word	0x00f42400
 8007fa4:	01067380 	.word	0x01067380
 8007fa8:	011a499f 	.word	0x011a499f
 8007fac:	01312cff 	.word	0x01312cff
 8007fb0:	014ca43f 	.word	0x014ca43f
 8007fb4:	016e3600 	.word	0x016e3600
 8007fb8:	01a6ab1f 	.word	0x01a6ab1f
 8007fbc:	01e84800 	.word	0x01e84800

08007fc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f043 0201 	orr.w	r2, r3, #1
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bc80      	pop	{r7}
 8007fde:	4770      	bx	lr

08007fe0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f023 0201 	bic.w	r2, r3, #1
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bc80      	pop	{r7}
 8007ffe:	4770      	bx	lr

08008000 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	460b      	mov	r3, r1
 800800a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800801c:	78fb      	ldrb	r3, [r7, #3]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d115      	bne.n	800804e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800802e:	200a      	movs	r0, #10
 8008030:	f7fa fea8 	bl	8002d84 <HAL_Delay>
      ms += 10U;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	330a      	adds	r3, #10
 8008038:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f001 f926 	bl	800928c <USB_GetMode>
 8008040:	4603      	mov	r3, r0
 8008042:	2b01      	cmp	r3, #1
 8008044:	d01e      	beq.n	8008084 <USB_SetCurrentMode+0x84>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2bc7      	cmp	r3, #199	@ 0xc7
 800804a:	d9f0      	bls.n	800802e <USB_SetCurrentMode+0x2e>
 800804c:	e01a      	b.n	8008084 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d115      	bne.n	8008080 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008060:	200a      	movs	r0, #10
 8008062:	f7fa fe8f 	bl	8002d84 <HAL_Delay>
      ms += 10U;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	330a      	adds	r3, #10
 800806a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f001 f90d 	bl	800928c <USB_GetMode>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d005      	beq.n	8008084 <USB_SetCurrentMode+0x84>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2bc7      	cmp	r3, #199	@ 0xc7
 800807c:	d9f0      	bls.n	8008060 <USB_SetCurrentMode+0x60>
 800807e:	e001      	b.n	8008084 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e005      	b.n	8008090 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2bc8      	cmp	r3, #200	@ 0xc8
 8008088:	d101      	bne.n	800808e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e000      	b.n	8008090 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800808e:	2300      	movs	r3, #0
}
 8008090:	4618      	mov	r0, r3
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008098:	b084      	sub	sp, #16
 800809a:	b580      	push	{r7, lr}
 800809c:	b086      	sub	sp, #24
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
 80080a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80080a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80080b2:	2300      	movs	r3, #0
 80080b4:	613b      	str	r3, [r7, #16]
 80080b6:	e009      	b.n	80080cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	3340      	adds	r3, #64	@ 0x40
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	4413      	add	r3, r2
 80080c2:	2200      	movs	r2, #0
 80080c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	3301      	adds	r3, #1
 80080ca:	613b      	str	r3, [r7, #16]
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	2b0e      	cmp	r3, #14
 80080d0:	d9f2      	bls.n	80080b8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80080d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d11c      	bne.n	8008114 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080e8:	f043 0302 	orr.w	r3, r3, #2
 80080ec:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	639a      	str	r2, [r3, #56]	@ 0x38
 8008112:	e00b      	b.n	800812c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008118:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008124:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008132:	461a      	mov	r2, r3
 8008134:	2300      	movs	r3, #0
 8008136:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008138:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800813c:	2b01      	cmp	r3, #1
 800813e:	d10d      	bne.n	800815c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008144:	2b00      	cmp	r3, #0
 8008146:	d104      	bne.n	8008152 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008148:	2100      	movs	r1, #0
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f966 	bl	800841c <USB_SetDevSpeed>
 8008150:	e008      	b.n	8008164 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008152:	2101      	movs	r1, #1
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 f961 	bl	800841c <USB_SetDevSpeed>
 800815a:	e003      	b.n	8008164 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800815c:	2103      	movs	r1, #3
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f95c 	bl	800841c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008164:	2110      	movs	r1, #16
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f8fa 	bl	8008360 <USB_FlushTxFifo>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d001      	beq.n	8008176 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f923 	bl	80083c2 <USB_FlushRxFifo>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800818c:	461a      	mov	r2, r3
 800818e:	2300      	movs	r3, #0
 8008190:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008198:	461a      	mov	r2, r3
 800819a:	2300      	movs	r3, #0
 800819c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081a4:	461a      	mov	r2, r3
 80081a6:	2300      	movs	r3, #0
 80081a8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081aa:	2300      	movs	r3, #0
 80081ac:	613b      	str	r3, [r7, #16]
 80081ae:	e043      	b.n	8008238 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081c6:	d118      	bne.n	80081fa <USB_DevInit+0x162>
    {
      if (i == 0U)
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10a      	bne.n	80081e4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081da:	461a      	mov	r2, r3
 80081dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	e013      	b.n	800820c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081f0:	461a      	mov	r2, r3
 80081f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80081f6:	6013      	str	r3, [r2, #0]
 80081f8:	e008      	b.n	800820c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008206:	461a      	mov	r2, r3
 8008208:	2300      	movs	r3, #0
 800820a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4413      	add	r3, r2
 8008214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008218:	461a      	mov	r2, r3
 800821a:	2300      	movs	r3, #0
 800821c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	015a      	lsls	r2, r3, #5
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	4413      	add	r3, r2
 8008226:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800822a:	461a      	mov	r2, r3
 800822c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008230:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	3301      	adds	r3, #1
 8008236:	613b      	str	r3, [r7, #16]
 8008238:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800823c:	461a      	mov	r2, r3
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	4293      	cmp	r3, r2
 8008242:	d3b5      	bcc.n	80081b0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008244:	2300      	movs	r3, #0
 8008246:	613b      	str	r3, [r7, #16]
 8008248:	e043      	b.n	80082d2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800825c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008260:	d118      	bne.n	8008294 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10a      	bne.n	800827e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008274:	461a      	mov	r2, r3
 8008276:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	e013      	b.n	80082a6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	4413      	add	r3, r2
 8008286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800828a:	461a      	mov	r2, r3
 800828c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008290:	6013      	str	r3, [r2, #0]
 8008292:	e008      	b.n	80082a6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	015a      	lsls	r2, r3, #5
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	4413      	add	r3, r2
 800829c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082a0:	461a      	mov	r2, r3
 80082a2:	2300      	movs	r3, #0
 80082a4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082b2:	461a      	mov	r2, r3
 80082b4:	2300      	movs	r3, #0
 80082b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c4:	461a      	mov	r2, r3
 80082c6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80082ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	3301      	adds	r3, #1
 80082d0:	613b      	str	r3, [r7, #16]
 80082d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80082d6:	461a      	mov	r2, r3
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	4293      	cmp	r3, r2
 80082dc:	d3b5      	bcc.n	800824a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082f0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80082fe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008300:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008304:	2b00      	cmp	r3, #0
 8008306:	d105      	bne.n	8008314 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	f043 0210 	orr.w	r2, r3, #16
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	699a      	ldr	r2, [r3, #24]
 8008318:	4b10      	ldr	r3, [pc, #64]	@ (800835c <USB_DevInit+0x2c4>)
 800831a:	4313      	orrs	r3, r2
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008320:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008324:	2b00      	cmp	r3, #0
 8008326:	d005      	beq.n	8008334 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	f043 0208 	orr.w	r2, r3, #8
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008334:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008338:	2b01      	cmp	r3, #1
 800833a:	d107      	bne.n	800834c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008344:	f043 0304 	orr.w	r3, r3, #4
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800834c:	7dfb      	ldrb	r3, [r7, #23]
}
 800834e:	4618      	mov	r0, r3
 8008350:	3718      	adds	r7, #24
 8008352:	46bd      	mov	sp, r7
 8008354:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008358:	b004      	add	sp, #16
 800835a:	4770      	bx	lr
 800835c:	803c3800 	.word	0x803c3800

08008360 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	3301      	adds	r3, #1
 8008372:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800837a:	d901      	bls.n	8008380 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800837c:	2303      	movs	r3, #3
 800837e:	e01b      	b.n	80083b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	daf2      	bge.n	800836e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008388:	2300      	movs	r3, #0
 800838a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	019b      	lsls	r3, r3, #6
 8008390:	f043 0220 	orr.w	r2, r3, #32
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	3301      	adds	r3, #1
 800839c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083a4:	d901      	bls.n	80083aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e006      	b.n	80083b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	2b20      	cmp	r3, #32
 80083b4:	d0f0      	beq.n	8008398 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	bc80      	pop	{r7}
 80083c0:	4770      	bx	lr

080083c2 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80083c2:	b480      	push	{r7}
 80083c4:	b085      	sub	sp, #20
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3301      	adds	r3, #1
 80083d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083da:	d901      	bls.n	80083e0 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e018      	b.n	8008412 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	daf2      	bge.n	80083ce <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80083e8:	2300      	movs	r3, #0
 80083ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2210      	movs	r2, #16
 80083f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	3301      	adds	r3, #1
 80083f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083fe:	d901      	bls.n	8008404 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	e006      	b.n	8008412 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	691b      	ldr	r3, [r3, #16]
 8008408:	f003 0310 	and.w	r3, r3, #16
 800840c:	2b10      	cmp	r3, #16
 800840e:	d0f0      	beq.n	80083f2 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3714      	adds	r7, #20
 8008416:	46bd      	mov	sp, r7
 8008418:	bc80      	pop	{r7}
 800841a:	4770      	bx	lr

0800841c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	460b      	mov	r3, r1
 8008426:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	78fb      	ldrb	r3, [r7, #3]
 8008436:	68f9      	ldr	r1, [r7, #12]
 8008438:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800843c:	4313      	orrs	r3, r2
 800843e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	bc80      	pop	{r7}
 800844a:	4770      	bx	lr

0800844c <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800844c:	b480      	push	{r7}
 800844e:	b087      	sub	sp, #28
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f003 0306 	and.w	r3, r3, #6
 8008464:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d102      	bne.n	8008472 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800846c:	2300      	movs	r3, #0
 800846e:	75fb      	strb	r3, [r7, #23]
 8008470:	e00a      	b.n	8008488 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2b02      	cmp	r3, #2
 8008476:	d002      	beq.n	800847e <USB_GetDevSpeed+0x32>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2b06      	cmp	r3, #6
 800847c:	d102      	bne.n	8008484 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800847e:	2302      	movs	r3, #2
 8008480:	75fb      	strb	r3, [r7, #23]
 8008482:	e001      	b.n	8008488 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008484:	230f      	movs	r3, #15
 8008486:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008488:	7dfb      	ldrb	r3, [r7, #23]
}
 800848a:	4618      	mov	r0, r3
 800848c:	371c      	adds	r7, #28
 800848e:	46bd      	mov	sp, r7
 8008490:	bc80      	pop	{r7}
 8008492:	4770      	bx	lr

08008494 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	785b      	ldrb	r3, [r3, #1]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d13a      	bne.n	8008526 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b6:	69da      	ldr	r2, [r3, #28]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	f003 030f 	and.w	r3, r3, #15
 80084c0:	2101      	movs	r1, #1
 80084c2:	fa01 f303 	lsl.w	r3, r1, r3
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	68f9      	ldr	r1, [r7, #12]
 80084ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084ce:	4313      	orrs	r3, r2
 80084d0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	015a      	lsls	r2, r3, #5
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	4413      	add	r3, r2
 80084da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d155      	bne.n	8008594 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	791b      	ldrb	r3, [r3, #4]
 8008502:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008504:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	059b      	lsls	r3, r3, #22
 800850a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800850c:	4313      	orrs	r3, r2
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800851a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800851e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008522:	6013      	str	r3, [r2, #0]
 8008524:	e036      	b.n	8008594 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800852c:	69da      	ldr	r2, [r3, #28]
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	781b      	ldrb	r3, [r3, #0]
 8008532:	f003 030f 	and.w	r3, r3, #15
 8008536:	2101      	movs	r1, #1
 8008538:	fa01 f303 	lsl.w	r3, r1, r3
 800853c:	041b      	lsls	r3, r3, #16
 800853e:	68f9      	ldr	r1, [r7, #12]
 8008540:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008544:	4313      	orrs	r3, r2
 8008546:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	015a      	lsls	r2, r3, #5
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	4413      	add	r3, r2
 8008550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d11a      	bne.n	8008594 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	015a      	lsls	r2, r3, #5
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	4413      	add	r3, r2
 8008566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	791b      	ldrb	r3, [r3, #4]
 8008578:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800857a:	430b      	orrs	r3, r1
 800857c:	4313      	orrs	r3, r2
 800857e:	68ba      	ldr	r2, [r7, #8]
 8008580:	0151      	lsls	r1, r2, #5
 8008582:	68fa      	ldr	r2, [r7, #12]
 8008584:	440a      	add	r2, r1
 8008586:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800858a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800858e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008592:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008594:	2300      	movs	r3, #0
}
 8008596:	4618      	mov	r0, r3
 8008598:	3714      	adds	r7, #20
 800859a:	46bd      	mov	sp, r7
 800859c:	bc80      	pop	{r7}
 800859e:	4770      	bx	lr

080085a0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	785b      	ldrb	r3, [r3, #1]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d161      	bne.n	8008680 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085d2:	d11f      	bne.n	8008614 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	015a      	lsls	r2, r3, #5
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	4413      	add	r3, r2
 80085dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68ba      	ldr	r2, [r7, #8]
 80085e4:	0151      	lsls	r1, r2, #5
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	440a      	add	r2, r1
 80085ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085ee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80085f2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	015a      	lsls	r2, r3, #5
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	4413      	add	r3, r2
 80085fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	0151      	lsls	r1, r2, #5
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	440a      	add	r2, r1
 800860a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800860e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008612:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800861a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	781b      	ldrb	r3, [r3, #0]
 8008620:	f003 030f 	and.w	r3, r3, #15
 8008624:	2101      	movs	r1, #1
 8008626:	fa01 f303 	lsl.w	r3, r1, r3
 800862a:	b29b      	uxth	r3, r3
 800862c:	43db      	mvns	r3, r3
 800862e:	68f9      	ldr	r1, [r7, #12]
 8008630:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008634:	4013      	ands	r3, r2
 8008636:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863e:	69da      	ldr	r2, [r3, #28]
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	781b      	ldrb	r3, [r3, #0]
 8008644:	f003 030f 	and.w	r3, r3, #15
 8008648:	2101      	movs	r1, #1
 800864a:	fa01 f303 	lsl.w	r3, r1, r3
 800864e:	b29b      	uxth	r3, r3
 8008650:	43db      	mvns	r3, r3
 8008652:	68f9      	ldr	r1, [r7, #12]
 8008654:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008658:	4013      	ands	r3, r2
 800865a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	015a      	lsls	r2, r3, #5
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	4413      	add	r3, r2
 8008664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	0159      	lsls	r1, r3, #5
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	440b      	add	r3, r1
 8008672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008676:	4619      	mov	r1, r3
 8008678:	4b35      	ldr	r3, [pc, #212]	@ (8008750 <USB_DeactivateEndpoint+0x1b0>)
 800867a:	4013      	ands	r3, r2
 800867c:	600b      	str	r3, [r1, #0]
 800867e:	e060      	b.n	8008742 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008692:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008696:	d11f      	bne.n	80086d8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	015a      	lsls	r2, r3, #5
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	4413      	add	r3, r2
 80086a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	68ba      	ldr	r2, [r7, #8]
 80086a8:	0151      	lsls	r1, r2, #5
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	440a      	add	r2, r1
 80086ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80086b6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	015a      	lsls	r2, r3, #5
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	4413      	add	r3, r2
 80086c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	0151      	lsls	r1, r2, #5
 80086ca:	68fa      	ldr	r2, [r7, #12]
 80086cc:	440a      	add	r2, r1
 80086ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80086d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	2101      	movs	r1, #1
 80086ea:	fa01 f303 	lsl.w	r3, r1, r3
 80086ee:	041b      	lsls	r3, r3, #16
 80086f0:	43db      	mvns	r3, r3
 80086f2:	68f9      	ldr	r1, [r7, #12]
 80086f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086f8:	4013      	ands	r3, r2
 80086fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008702:	69da      	ldr	r2, [r3, #28]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	f003 030f 	and.w	r3, r3, #15
 800870c:	2101      	movs	r1, #1
 800870e:	fa01 f303 	lsl.w	r3, r1, r3
 8008712:	041b      	lsls	r3, r3, #16
 8008714:	43db      	mvns	r3, r3
 8008716:	68f9      	ldr	r1, [r7, #12]
 8008718:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800871c:	4013      	ands	r3, r2
 800871e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	015a      	lsls	r2, r3, #5
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	4413      	add	r3, r2
 8008728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	0159      	lsls	r1, r3, #5
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	440b      	add	r3, r1
 8008736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800873a:	4619      	mov	r1, r3
 800873c:	4b05      	ldr	r3, [pc, #20]	@ (8008754 <USB_DeactivateEndpoint+0x1b4>)
 800873e:	4013      	ands	r3, r2
 8008740:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3714      	adds	r7, #20
 8008748:	46bd      	mov	sp, r7
 800874a:	bc80      	pop	{r7}
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	ec337800 	.word	0xec337800
 8008754:	eff37800 	.word	0xeff37800

08008758 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b08a      	sub	sp, #40	@ 0x28
 800875c:	af02      	add	r7, sp, #8
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	4613      	mov	r3, r2
 8008764:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b01      	cmp	r3, #1
 8008776:	f040 817a 	bne.w	8008a6e <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d132      	bne.n	80087e8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	015a      	lsls	r2, r3, #5
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	4413      	add	r3, r2
 800878a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	69ba      	ldr	r2, [r7, #24]
 8008792:	0151      	lsls	r1, r2, #5
 8008794:	69fa      	ldr	r2, [r7, #28]
 8008796:	440a      	add	r2, r1
 8008798:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800879c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	015a      	lsls	r2, r3, #5
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	4413      	add	r3, r2
 80087ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	69ba      	ldr	r2, [r7, #24]
 80087b6:	0151      	lsls	r1, r2, #5
 80087b8:	69fa      	ldr	r2, [r7, #28]
 80087ba:	440a      	add	r2, r1
 80087bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	015a      	lsls	r2, r3, #5
 80087ca:	69fb      	ldr	r3, [r7, #28]
 80087cc:	4413      	add	r3, r2
 80087ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	0151      	lsls	r1, r2, #5
 80087d8:	69fa      	ldr	r2, [r7, #28]
 80087da:	440a      	add	r2, r1
 80087dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087e0:	0cdb      	lsrs	r3, r3, #19
 80087e2:	04db      	lsls	r3, r3, #19
 80087e4:	6113      	str	r3, [r2, #16]
 80087e6:	e092      	b.n	800890e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087f4:	691b      	ldr	r3, [r3, #16]
 80087f6:	69ba      	ldr	r2, [r7, #24]
 80087f8:	0151      	lsls	r1, r2, #5
 80087fa:	69fa      	ldr	r2, [r7, #28]
 80087fc:	440a      	add	r2, r1
 80087fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008802:	0cdb      	lsrs	r3, r3, #19
 8008804:	04db      	lsls	r3, r3, #19
 8008806:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	4413      	add	r3, r2
 8008810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	69ba      	ldr	r2, [r7, #24]
 8008818:	0151      	lsls	r1, r2, #5
 800881a:	69fa      	ldr	r2, [r7, #28]
 800881c:	440a      	add	r2, r1
 800881e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008822:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008826:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800882a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d11a      	bne.n	8008868 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	691a      	ldr	r2, [r3, #16]
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	429a      	cmp	r2, r3
 800883c:	d903      	bls.n	8008846 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	689a      	ldr	r2, [r3, #8]
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	015a      	lsls	r2, r3, #5
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	4413      	add	r3, r2
 800884e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	0151      	lsls	r1, r2, #5
 8008858:	69fa      	ldr	r2, [r7, #28]
 800885a:	440a      	add	r2, r1
 800885c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008860:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008864:	6113      	str	r3, [r2, #16]
 8008866:	e01b      	b.n	80088a0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	015a      	lsls	r2, r3, #5
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	4413      	add	r3, r2
 8008870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008874:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	6919      	ldr	r1, [r3, #16]
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	440b      	add	r3, r1
 8008880:	1e59      	subs	r1, r3, #1
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	fbb1 f3f3 	udiv	r3, r1, r3
 800888a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800888c:	4ba2      	ldr	r3, [pc, #648]	@ (8008b18 <USB_EPStartXfer+0x3c0>)
 800888e:	400b      	ands	r3, r1
 8008890:	69b9      	ldr	r1, [r7, #24]
 8008892:	0148      	lsls	r0, r1, #5
 8008894:	69f9      	ldr	r1, [r7, #28]
 8008896:	4401      	add	r1, r0
 8008898:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800889c:	4313      	orrs	r3, r2
 800889e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	015a      	lsls	r2, r3, #5
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	4413      	add	r3, r2
 80088a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ac:	691a      	ldr	r2, [r3, #16]
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	691b      	ldr	r3, [r3, #16]
 80088b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088b6:	69b9      	ldr	r1, [r7, #24]
 80088b8:	0148      	lsls	r0, r1, #5
 80088ba:	69f9      	ldr	r1, [r7, #28]
 80088bc:	4401      	add	r1, r0
 80088be:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80088c2:	4313      	orrs	r3, r2
 80088c4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	791b      	ldrb	r3, [r3, #4]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d11f      	bne.n	800890e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80088ce:	69bb      	ldr	r3, [r7, #24]
 80088d0:	015a      	lsls	r2, r3, #5
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	4413      	add	r3, r2
 80088d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	69ba      	ldr	r2, [r7, #24]
 80088de:	0151      	lsls	r1, r2, #5
 80088e0:	69fa      	ldr	r2, [r7, #28]
 80088e2:	440a      	add	r2, r1
 80088e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088e8:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80088ec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	69ba      	ldr	r2, [r7, #24]
 80088fe:	0151      	lsls	r1, r2, #5
 8008900:	69fa      	ldr	r2, [r7, #28]
 8008902:	440a      	add	r2, r1
 8008904:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008908:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800890c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800890e:	79fb      	ldrb	r3, [r7, #7]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d14b      	bne.n	80089ac <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	69db      	ldr	r3, [r3, #28]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d009      	beq.n	8008930 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	015a      	lsls	r2, r3, #5
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	4413      	add	r3, r2
 8008924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008928:	461a      	mov	r2, r3
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	791b      	ldrb	r3, [r3, #4]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d128      	bne.n	800898a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008944:	2b00      	cmp	r3, #0
 8008946:	d110      	bne.n	800896a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	015a      	lsls	r2, r3, #5
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	4413      	add	r3, r2
 8008950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	69ba      	ldr	r2, [r7, #24]
 8008958:	0151      	lsls	r1, r2, #5
 800895a:	69fa      	ldr	r2, [r7, #28]
 800895c:	440a      	add	r2, r1
 800895e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008962:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	e00f      	b.n	800898a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	4413      	add	r3, r2
 8008972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	69ba      	ldr	r2, [r7, #24]
 800897a:	0151      	lsls	r1, r2, #5
 800897c:	69fa      	ldr	r2, [r7, #28]
 800897e:	440a      	add	r2, r1
 8008980:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008988:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	015a      	lsls	r2, r3, #5
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	4413      	add	r3, r2
 8008992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	69ba      	ldr	r2, [r7, #24]
 800899a:	0151      	lsls	r1, r2, #5
 800899c:	69fa      	ldr	r2, [r7, #28]
 800899e:	440a      	add	r2, r1
 80089a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089a4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80089a8:	6013      	str	r3, [r2, #0]
 80089aa:	e165      	b.n	8008c78 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	015a      	lsls	r2, r3, #5
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	4413      	add	r3, r2
 80089b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	0151      	lsls	r1, r2, #5
 80089be:	69fa      	ldr	r2, [r7, #28]
 80089c0:	440a      	add	r2, r1
 80089c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80089ca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	791b      	ldrb	r3, [r3, #4]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d015      	beq.n	8008a00 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 814d 	beq.w	8008c78 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	f003 030f 	and.w	r3, r3, #15
 80089ee:	2101      	movs	r1, #1
 80089f0:	fa01 f303 	lsl.w	r3, r1, r3
 80089f4:	69f9      	ldr	r1, [r7, #28]
 80089f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80089fa:	4313      	orrs	r3, r2
 80089fc:	634b      	str	r3, [r1, #52]	@ 0x34
 80089fe:	e13b      	b.n	8008c78 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d110      	bne.n	8008a32 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	015a      	lsls	r2, r3, #5
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	4413      	add	r3, r2
 8008a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	69ba      	ldr	r2, [r7, #24]
 8008a20:	0151      	lsls	r1, r2, #5
 8008a22:	69fa      	ldr	r2, [r7, #28]
 8008a24:	440a      	add	r2, r1
 8008a26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a2a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	e00f      	b.n	8008a52 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	015a      	lsls	r2, r3, #5
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	69ba      	ldr	r2, [r7, #24]
 8008a42:	0151      	lsls	r1, r2, #5
 8008a44:	69fa      	ldr	r2, [r7, #28]
 8008a46:	440a      	add	r2, r1
 8008a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a50:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	68d9      	ldr	r1, [r3, #12]
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	781a      	ldrb	r2, [r3, #0]
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	b298      	uxth	r0, r3
 8008a60:	79fb      	ldrb	r3, [r7, #7]
 8008a62:	9300      	str	r3, [sp, #0]
 8008a64:	4603      	mov	r3, r0
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f000 f9b7 	bl	8008dda <USB_WritePacket>
 8008a6c:	e104      	b.n	8008c78 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	015a      	lsls	r2, r3, #5
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	4413      	add	r3, r2
 8008a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	69ba      	ldr	r2, [r7, #24]
 8008a7e:	0151      	lsls	r1, r2, #5
 8008a80:	69fa      	ldr	r2, [r7, #28]
 8008a82:	440a      	add	r2, r1
 8008a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a88:	0cdb      	lsrs	r3, r3, #19
 8008a8a:	04db      	lsls	r3, r3, #19
 8008a8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	015a      	lsls	r2, r3, #5
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	4413      	add	r3, r2
 8008a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	69ba      	ldr	r2, [r7, #24]
 8008a9e:	0151      	lsls	r1, r2, #5
 8008aa0:	69fa      	ldr	r2, [r7, #28]
 8008aa2:	440a      	add	r2, r1
 8008aa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008aa8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008aac:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ab0:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d131      	bne.n	8008b1c <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d003      	beq.n	8008ac8 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	015a      	lsls	r2, r3, #5
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	4413      	add	r3, r2
 8008ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008adc:	691a      	ldr	r2, [r3, #16]
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	6a1b      	ldr	r3, [r3, #32]
 8008ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ae6:	69b9      	ldr	r1, [r7, #24]
 8008ae8:	0148      	lsls	r0, r1, #5
 8008aea:	69f9      	ldr	r1, [r7, #28]
 8008aec:	4401      	add	r1, r0
 8008aee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008af2:	4313      	orrs	r3, r2
 8008af4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	69ba      	ldr	r2, [r7, #24]
 8008b06:	0151      	lsls	r1, r2, #5
 8008b08:	69fa      	ldr	r2, [r7, #28]
 8008b0a:	440a      	add	r2, r1
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b14:	6113      	str	r3, [r2, #16]
 8008b16:	e061      	b.n	8008bdc <USB_EPStartXfer+0x484>
 8008b18:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d123      	bne.n	8008b6c <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b30:	691a      	ldr	r2, [r3, #16]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b3a:	69b9      	ldr	r1, [r7, #24]
 8008b3c:	0148      	lsls	r0, r1, #5
 8008b3e:	69f9      	ldr	r1, [r7, #28]
 8008b40:	4401      	add	r1, r0
 8008b42:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008b46:	4313      	orrs	r3, r2
 8008b48:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	015a      	lsls	r2, r3, #5
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	4413      	add	r3, r2
 8008b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b56:	691b      	ldr	r3, [r3, #16]
 8008b58:	69ba      	ldr	r2, [r7, #24]
 8008b5a:	0151      	lsls	r1, r2, #5
 8008b5c:	69fa      	ldr	r2, [r7, #28]
 8008b5e:	440a      	add	r2, r1
 8008b60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b68:	6113      	str	r3, [r2, #16]
 8008b6a:	e037      	b.n	8008bdc <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	691a      	ldr	r2, [r3, #16]
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	4413      	add	r3, r2
 8008b76:	1e5a      	subs	r2, r3, #1
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b80:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	8afa      	ldrh	r2, [r7, #22]
 8008b88:	fb03 f202 	mul.w	r2, r3, r2
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	015a      	lsls	r2, r3, #5
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	4413      	add	r3, r2
 8008b98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b9c:	691a      	ldr	r2, [r3, #16]
 8008b9e:	8afb      	ldrh	r3, [r7, #22]
 8008ba0:	04d9      	lsls	r1, r3, #19
 8008ba2:	4b38      	ldr	r3, [pc, #224]	@ (8008c84 <USB_EPStartXfer+0x52c>)
 8008ba4:	400b      	ands	r3, r1
 8008ba6:	69b9      	ldr	r1, [r7, #24]
 8008ba8:	0148      	lsls	r0, r1, #5
 8008baa:	69f9      	ldr	r1, [r7, #28]
 8008bac:	4401      	add	r1, r0
 8008bae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	015a      	lsls	r2, r3, #5
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bc2:	691a      	ldr	r2, [r3, #16]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	6a1b      	ldr	r3, [r3, #32]
 8008bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bcc:	69b9      	ldr	r1, [r7, #24]
 8008bce:	0148      	lsls	r0, r1, #5
 8008bd0:	69f9      	ldr	r1, [r7, #28]
 8008bd2:	4401      	add	r1, r0
 8008bd4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008bdc:	79fb      	ldrb	r3, [r7, #7]
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	d10d      	bne.n	8008bfe <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d009      	beq.n	8008bfe <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	68d9      	ldr	r1, [r3, #12]
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	015a      	lsls	r2, r3, #5
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	4413      	add	r3, r2
 8008bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bfa:	460a      	mov	r2, r1
 8008bfc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	791b      	ldrb	r3, [r3, #4]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d128      	bne.n	8008c58 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c06:	69fb      	ldr	r3, [r7, #28]
 8008c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d110      	bne.n	8008c38 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	015a      	lsls	r2, r3, #5
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	69ba      	ldr	r2, [r7, #24]
 8008c26:	0151      	lsls	r1, r2, #5
 8008c28:	69fa      	ldr	r2, [r7, #28]
 8008c2a:	440a      	add	r2, r1
 8008c2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c30:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c34:	6013      	str	r3, [r2, #0]
 8008c36:	e00f      	b.n	8008c58 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	015a      	lsls	r2, r3, #5
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	4413      	add	r3, r2
 8008c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	69ba      	ldr	r2, [r7, #24]
 8008c48:	0151      	lsls	r1, r2, #5
 8008c4a:	69fa      	ldr	r2, [r7, #28]
 8008c4c:	440a      	add	r2, r1
 8008c4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c56:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c58:	69bb      	ldr	r3, [r7, #24]
 8008c5a:	015a      	lsls	r2, r3, #5
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	4413      	add	r3, r2
 8008c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	0151      	lsls	r1, r2, #5
 8008c6a:	69fa      	ldr	r2, [r7, #28]
 8008c6c:	440a      	add	r2, r1
 8008c6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c72:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008c76:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c78:	2300      	movs	r3, #0
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3720      	adds	r7, #32
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	1ff80000 	.word	0x1ff80000

08008c88 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b087      	sub	sp, #28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008c92:	2300      	movs	r3, #0
 8008c94:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c96:	2300      	movs	r3, #0
 8008c98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	785b      	ldrb	r3, [r3, #1]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d14a      	bne.n	8008d3c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	015a      	lsls	r2, r3, #5
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	4413      	add	r3, r2
 8008cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cbe:	f040 8086 	bne.w	8008dce <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	015a      	lsls	r2, r3, #5
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	4413      	add	r3, r2
 8008ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	7812      	ldrb	r2, [r2, #0]
 8008cd6:	0151      	lsls	r1, r2, #5
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	440a      	add	r2, r1
 8008cdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ce0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ce4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	015a      	lsls	r2, r3, #5
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	4413      	add	r3, r2
 8008cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	7812      	ldrb	r2, [r2, #0]
 8008cfa:	0151      	lsls	r1, r2, #5
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	440a      	add	r2, r1
 8008d00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d902      	bls.n	8008d20 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	75fb      	strb	r3, [r7, #23]
          break;
 8008d1e:	e056      	b.n	8008dce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	015a      	lsls	r2, r3, #5
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	4413      	add	r3, r2
 8008d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d38:	d0e7      	beq.n	8008d0a <USB_EPStopXfer+0x82>
 8008d3a:	e048      	b.n	8008dce <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	015a      	lsls	r2, r3, #5
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	4413      	add	r3, r2
 8008d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d54:	d13b      	bne.n	8008dce <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	781b      	ldrb	r3, [r3, #0]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	7812      	ldrb	r2, [r2, #0]
 8008d6a:	0151      	lsls	r1, r2, #5
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	440a      	add	r2, r1
 8008d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d74:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d78:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	4413      	add	r3, r2
 8008d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	683a      	ldr	r2, [r7, #0]
 8008d8c:	7812      	ldrb	r2, [r2, #0]
 8008d8e:	0151      	lsls	r1, r2, #5
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	440a      	add	r2, r1
 8008d94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d9c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	3301      	adds	r3, #1
 8008da2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d902      	bls.n	8008db4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	75fb      	strb	r3, [r7, #23]
          break;
 8008db2:	e00c      	b.n	8008dce <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008dc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dcc:	d0e7      	beq.n	8008d9e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	371c      	adds	r7, #28
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bc80      	pop	{r7}
 8008dd8:	4770      	bx	lr

08008dda <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b089      	sub	sp, #36	@ 0x24
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	60f8      	str	r0, [r7, #12]
 8008de2:	60b9      	str	r1, [r7, #8]
 8008de4:	4611      	mov	r1, r2
 8008de6:	461a      	mov	r2, r3
 8008de8:	460b      	mov	r3, r1
 8008dea:	71fb      	strb	r3, [r7, #7]
 8008dec:	4613      	mov	r3, r2
 8008dee:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008df8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d123      	bne.n	8008e48 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008e00:	88bb      	ldrh	r3, [r7, #4]
 8008e02:	3303      	adds	r3, #3
 8008e04:	089b      	lsrs	r3, r3, #2
 8008e06:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008e08:	2300      	movs	r3, #0
 8008e0a:	61bb      	str	r3, [r7, #24]
 8008e0c:	e018      	b.n	8008e40 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e0e:	79fb      	ldrb	r3, [r7, #7]
 8008e10:	031a      	lsls	r2, r3, #12
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	4413      	add	r3, r2
 8008e16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	3301      	adds	r3, #1
 8008e26:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	3301      	adds	r3, #1
 8008e32:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	3301      	adds	r3, #1
 8008e38:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	61bb      	str	r3, [r7, #24]
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d3e2      	bcc.n	8008e0e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3724      	adds	r7, #36	@ 0x24
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bc80      	pop	{r7}
 8008e52:	4770      	bx	lr

08008e54 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b08b      	sub	sp, #44	@ 0x2c
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008e6a:	88fb      	ldrh	r3, [r7, #6]
 8008e6c:	089b      	lsrs	r3, r3, #2
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008e72:	88fb      	ldrh	r3, [r7, #6]
 8008e74:	f003 0303 	and.w	r3, r3, #3
 8008e78:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	623b      	str	r3, [r7, #32]
 8008e7e:	e014      	b.n	8008eaa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8a:	601a      	str	r2, [r3, #0]
    pDest++;
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8e:	3301      	adds	r3, #1
 8008e90:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e94:	3301      	adds	r3, #1
 8008e96:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008ea4:	6a3b      	ldr	r3, [r7, #32]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	623b      	str	r3, [r7, #32]
 8008eaa:	6a3a      	ldr	r2, [r7, #32]
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d3e6      	bcc.n	8008e80 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008eb2:	8bfb      	ldrh	r3, [r7, #30]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d01e      	beq.n	8008ef6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008ebc:	69bb      	ldr	r3, [r7, #24]
 8008ebe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	f107 0310 	add.w	r3, r7, #16
 8008ec8:	6812      	ldr	r2, [r2, #0]
 8008eca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	00db      	lsls	r3, r3, #3
 8008ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	701a      	strb	r2, [r3, #0]
      i++;
 8008ede:	6a3b      	ldr	r3, [r7, #32]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	623b      	str	r3, [r7, #32]
      pDest++;
 8008ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008eea:	8bfb      	ldrh	r3, [r7, #30]
 8008eec:	3b01      	subs	r3, #1
 8008eee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008ef0:	8bfb      	ldrh	r3, [r7, #30]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1ea      	bne.n	8008ecc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	372c      	adds	r7, #44	@ 0x2c
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bc80      	pop	{r7}
 8008f00:	4770      	bx	lr

08008f02 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f02:	b480      	push	{r7}
 8008f04:	b085      	sub	sp, #20
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	785b      	ldrb	r3, [r3, #1]
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	d12c      	bne.n	8008f78 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	015a      	lsls	r2, r3, #5
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	4413      	add	r3, r2
 8008f26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	db12      	blt.n	8008f56 <USB_EPSetStall+0x54>
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d00f      	beq.n	8008f56 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	015a      	lsls	r2, r3, #5
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	0151      	lsls	r1, r2, #5
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	440a      	add	r2, r1
 8008f4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f54:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	015a      	lsls	r2, r3, #5
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68ba      	ldr	r2, [r7, #8]
 8008f66:	0151      	lsls	r1, r2, #5
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	440a      	add	r2, r1
 8008f6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	e02b      	b.n	8008fd0 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	db12      	blt.n	8008fb0 <USB_EPSetStall+0xae>
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00f      	beq.n	8008fb0 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	015a      	lsls	r2, r3, #5
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	4413      	add	r3, r2
 8008f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68ba      	ldr	r2, [r7, #8]
 8008fa0:	0151      	lsls	r1, r2, #5
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	440a      	add	r2, r1
 8008fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008faa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fae:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	015a      	lsls	r2, r3, #5
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	0151      	lsls	r1, r2, #5
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	440a      	add	r2, r1
 8008fc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008fce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3714      	adds	r7, #20
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bc80      	pop	{r7}
 8008fda:	4770      	bx	lr

08008fdc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	785b      	ldrb	r3, [r3, #1]
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d128      	bne.n	800904a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	68ba      	ldr	r2, [r7, #8]
 8009008:	0151      	lsls	r1, r2, #5
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	440a      	add	r2, r1
 800900e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009012:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009016:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	791b      	ldrb	r3, [r3, #4]
 800901c:	2b03      	cmp	r3, #3
 800901e:	d003      	beq.n	8009028 <USB_EPClearStall+0x4c>
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	791b      	ldrb	r3, [r3, #4]
 8009024:	2b02      	cmp	r3, #2
 8009026:	d138      	bne.n	800909a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	015a      	lsls	r2, r3, #5
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	4413      	add	r3, r2
 8009030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	0151      	lsls	r1, r2, #5
 800903a:	68fa      	ldr	r2, [r7, #12]
 800903c:	440a      	add	r2, r1
 800903e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	e027      	b.n	800909a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	015a      	lsls	r2, r3, #5
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	4413      	add	r3, r2
 8009052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	0151      	lsls	r1, r2, #5
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	440a      	add	r2, r1
 8009060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009064:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009068:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	791b      	ldrb	r3, [r3, #4]
 800906e:	2b03      	cmp	r3, #3
 8009070:	d003      	beq.n	800907a <USB_EPClearStall+0x9e>
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	791b      	ldrb	r3, [r3, #4]
 8009076:	2b02      	cmp	r3, #2
 8009078:	d10f      	bne.n	800909a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	015a      	lsls	r2, r3, #5
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	4413      	add	r3, r2
 8009082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	0151      	lsls	r1, r2, #5
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	440a      	add	r2, r1
 8009090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009098:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3714      	adds	r7, #20
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bc80      	pop	{r7}
 80090a4:	4770      	bx	lr

080090a6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b085      	sub	sp, #20
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
 80090ae:	460b      	mov	r3, r1
 80090b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80090c4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80090c8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	78fb      	ldrb	r3, [r7, #3]
 80090d4:	011b      	lsls	r3, r3, #4
 80090d6:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80090da:	68f9      	ldr	r1, [r7, #12]
 80090dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090e0:	4313      	orrs	r3, r2
 80090e2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3714      	adds	r7, #20
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bc80      	pop	{r7}
 80090ee:	4770      	bx	lr

080090f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	68fa      	ldr	r2, [r7, #12]
 8009106:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800910a:	f023 0303 	bic.w	r3, r3, #3
 800910e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	68fa      	ldr	r2, [r7, #12]
 800911a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800911e:	f023 0302 	bic.w	r3, r3, #2
 8009122:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009124:	2300      	movs	r3, #0
}
 8009126:	4618      	mov	r0, r3
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	bc80      	pop	{r7}
 800912e:	4770      	bx	lr

08009130 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009130:	b480      	push	{r7}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68fa      	ldr	r2, [r7, #12]
 8009146:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800914a:	f023 0303 	bic.w	r3, r3, #3
 800914e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800915e:	f043 0302 	orr.w	r3, r3, #2
 8009162:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3714      	adds	r7, #20
 800916a:	46bd      	mov	sp, r7
 800916c:	bc80      	pop	{r7}
 800916e:	4770      	bx	lr

08009170 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	695b      	ldr	r3, [r3, #20]
 800917c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	699b      	ldr	r3, [r3, #24]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	4013      	ands	r3, r2
 8009186:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009188:	68fb      	ldr	r3, [r7, #12]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	bc80      	pop	{r7}
 8009192:	4770      	bx	lr

08009194 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009194:	b480      	push	{r7}
 8009196:	b085      	sub	sp, #20
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091b0:	69db      	ldr	r3, [r3, #28]
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	4013      	ands	r3, r2
 80091b6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	0c1b      	lsrs	r3, r3, #16
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3714      	adds	r7, #20
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bc80      	pop	{r7}
 80091c4:	4770      	bx	lr

080091c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b085      	sub	sp, #20
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	68ba      	ldr	r2, [r7, #8]
 80091e6:	4013      	ands	r3, r2
 80091e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	b29b      	uxth	r3, r3
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bc80      	pop	{r7}
 80091f6:	4770      	bx	lr

080091f8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	460b      	mov	r3, r1
 8009202:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009208:	78fb      	ldrb	r3, [r7, #3]
 800920a:	015a      	lsls	r2, r3, #5
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	4413      	add	r3, r2
 8009210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800921e:	695b      	ldr	r3, [r3, #20]
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	4013      	ands	r3, r2
 8009224:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009226:	68bb      	ldr	r3, [r7, #8]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	bc80      	pop	{r7}
 8009230:	4770      	bx	lr

08009232 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009232:	b480      	push	{r7}
 8009234:	b087      	sub	sp, #28
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	460b      	mov	r3, r1
 800923c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009254:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009256:	78fb      	ldrb	r3, [r7, #3]
 8009258:	f003 030f 	and.w	r3, r3, #15
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	fa22 f303 	lsr.w	r3, r2, r3
 8009262:	01db      	lsls	r3, r3, #7
 8009264:	b2db      	uxtb	r3, r3
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	4313      	orrs	r3, r2
 800926a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	015a      	lsls	r2, r3, #5
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	4413      	add	r3, r2
 8009274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	693a      	ldr	r2, [r7, #16]
 800927c:	4013      	ands	r3, r2
 800927e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009280:	68bb      	ldr	r3, [r7, #8]
}
 8009282:	4618      	mov	r0, r3
 8009284:	371c      	adds	r7, #28
 8009286:	46bd      	mov	sp, r7
 8009288:	bc80      	pop	{r7}
 800928a:	4770      	bx	lr

0800928c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	695b      	ldr	r3, [r3, #20]
 8009298:	f003 0301 	and.w	r3, r3, #1
}
 800929c:	4618      	mov	r0, r3
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bc80      	pop	{r7}
 80092a4:	4770      	bx	lr

080092a6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b085      	sub	sp, #20
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092c0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80092c4:	f023 0307 	bic.w	r3, r3, #7
 80092c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bc80      	pop	{r7}
 80092e8:	4770      	bx	lr
	...

080092ec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b087      	sub	sp, #28
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	460b      	mov	r3, r1
 80092f6:	607a      	str	r2, [r7, #4]
 80092f8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	333c      	adds	r3, #60	@ 0x3c
 8009302:	3304      	adds	r3, #4
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	4a25      	ldr	r2, [pc, #148]	@ (80093a0 <USB_EP0_OutStart+0xb4>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d90a      	bls.n	8009326 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800931c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009320:	d101      	bne.n	8009326 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009322:	2300      	movs	r3, #0
 8009324:	e037      	b.n	8009396 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800932c:	461a      	mov	r2, r3
 800932e:	2300      	movs	r3, #0
 8009330:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	697a      	ldr	r2, [r7, #20]
 800933c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009340:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009344:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009354:	f043 0318 	orr.w	r3, r3, #24
 8009358:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009360:	691b      	ldr	r3, [r3, #16]
 8009362:	697a      	ldr	r2, [r7, #20]
 8009364:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009368:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800936c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800936e:	7afb      	ldrb	r3, [r7, #11]
 8009370:	2b01      	cmp	r3, #1
 8009372:	d10f      	bne.n	8009394 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800937a:	461a      	mov	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	697a      	ldr	r2, [r7, #20]
 800938a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800938e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009392:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	371c      	adds	r7, #28
 800939a:	46bd      	mov	sp, r7
 800939c:	bc80      	pop	{r7}
 800939e:	4770      	bx	lr
 80093a0:	4f54300a 	.word	0x4f54300a

080093a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093ac:	2300      	movs	r3, #0
 80093ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	3301      	adds	r3, #1
 80093b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80093bc:	d901      	bls.n	80093c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e01b      	b.n	80093fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	daf2      	bge.n	80093b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80093ca:	2300      	movs	r3, #0
 80093cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	691b      	ldr	r3, [r3, #16]
 80093d2:	f043 0201 	orr.w	r2, r3, #1
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	3301      	adds	r3, #1
 80093de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80093e6:	d901      	bls.n	80093ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	e006      	b.n	80093fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	f003 0301 	and.w	r3, r3, #1
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d0f0      	beq.n	80093da <USB_CoreReset+0x36>

  return HAL_OK;
 80093f8:	2300      	movs	r3, #0
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	bc80      	pop	{r7}
 8009402:	4770      	bx	lr

08009404 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	460b      	mov	r3, r1
 800940e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	7c1b      	ldrb	r3, [r3, #16]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d115      	bne.n	8009448 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800941c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009420:	2202      	movs	r2, #2
 8009422:	2181      	movs	r1, #129	@ 0x81
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f001 ff50 	bl	800b2ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009430:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009434:	2202      	movs	r2, #2
 8009436:	2101      	movs	r1, #1
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f001 ff46 	bl	800b2ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2201      	movs	r2, #1
 8009442:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009446:	e012      	b.n	800946e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009448:	2340      	movs	r3, #64	@ 0x40
 800944a:	2202      	movs	r2, #2
 800944c:	2181      	movs	r1, #129	@ 0x81
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f001 ff3b 	bl	800b2ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800945a:	2340      	movs	r3, #64	@ 0x40
 800945c:	2202      	movs	r2, #2
 800945e:	2101      	movs	r1, #1
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f001 ff32 	bl	800b2ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2201      	movs	r2, #1
 800946a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800946e:	2308      	movs	r3, #8
 8009470:	2203      	movs	r2, #3
 8009472:	2182      	movs	r1, #130	@ 0x82
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f001 ff28 	bl	800b2ca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2201      	movs	r2, #1
 800947e:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009480:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009484:	f002 f874 	bl	800b570 <malloc>
 8009488:	4603      	mov	r3, r0
 800948a:	461a      	mov	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009498:	2b00      	cmp	r3, #0
 800949a:	d102      	bne.n	80094a2 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800949c:	2301      	movs	r3, #1
 800949e:	73fb      	strb	r3, [r7, #15]
 80094a0:	e026      	b.n	80094f0 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2200      	movs	r2, #0
 80094c0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	7c1b      	ldrb	r3, [r3, #16]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d109      	bne.n	80094e0 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80094d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094d6:	2101      	movs	r1, #1
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 ffe6 	bl	800b4aa <USBD_LL_PrepareReceive>
 80094de:	e007      	b.n	80094f0 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80094e6:	2340      	movs	r3, #64	@ 0x40
 80094e8:	2101      	movs	r1, #1
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f001 ffdd 	bl	800b4aa <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80094f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	460b      	mov	r3, r1
 8009504:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009506:	2300      	movs	r3, #0
 8009508:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800950a:	2181      	movs	r1, #129	@ 0x81
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f001 ff02 	bl	800b316 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009518:	2101      	movs	r1, #1
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 fefb 	bl	800b316 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009528:	2182      	movs	r1, #130	@ 0x82
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f001 fef3 	bl	800b316 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00e      	beq.n	800955e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009550:	4618      	mov	r0, r3
 8009552:	f002 f815 	bl	800b580 <free>
    pdev->pClassData = NULL;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800955e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009578:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009582:	2300      	movs	r3, #0
 8009584:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800958e:	2b00      	cmp	r3, #0
 8009590:	d039      	beq.n	8009606 <USBD_CDC_Setup+0x9e>
 8009592:	2b20      	cmp	r3, #32
 8009594:	d17f      	bne.n	8009696 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	88db      	ldrh	r3, [r3, #6]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d029      	beq.n	80095f2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	b25b      	sxtb	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	da11      	bge.n	80095cc <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80095b4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80095b6:	683a      	ldr	r2, [r7, #0]
 80095b8:	88d2      	ldrh	r2, [r2, #6]
 80095ba:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80095bc:	6939      	ldr	r1, [r7, #16]
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	88db      	ldrh	r3, [r3, #6]
 80095c2:	461a      	mov	r2, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f001 fa3d 	bl	800aa44 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80095ca:	e06b      	b.n	80096a4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	785a      	ldrb	r2, [r3, #1]
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	88db      	ldrh	r3, [r3, #6]
 80095da:	b2da      	uxtb	r2, r3
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80095e2:	6939      	ldr	r1, [r7, #16]
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	88db      	ldrh	r3, [r3, #6]
 80095e8:	461a      	mov	r2, r3
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f001 fa58 	bl	800aaa0 <USBD_CtlPrepareRx>
      break;
 80095f0:	e058      	b.n	80096a4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	7850      	ldrb	r0, [r2, #1]
 80095fe:	2200      	movs	r2, #0
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	4798      	blx	r3
      break;
 8009604:	e04e      	b.n	80096a4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	785b      	ldrb	r3, [r3, #1]
 800960a:	2b0b      	cmp	r3, #11
 800960c:	d02e      	beq.n	800966c <USBD_CDC_Setup+0x104>
 800960e:	2b0b      	cmp	r3, #11
 8009610:	dc38      	bgt.n	8009684 <USBD_CDC_Setup+0x11c>
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <USBD_CDC_Setup+0xb4>
 8009616:	2b0a      	cmp	r3, #10
 8009618:	d014      	beq.n	8009644 <USBD_CDC_Setup+0xdc>
 800961a:	e033      	b.n	8009684 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009622:	2b03      	cmp	r3, #3
 8009624:	d107      	bne.n	8009636 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009626:	f107 030c 	add.w	r3, r7, #12
 800962a:	2202      	movs	r2, #2
 800962c:	4619      	mov	r1, r3
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f001 fa08 	bl	800aa44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009634:	e02e      	b.n	8009694 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009636:	6839      	ldr	r1, [r7, #0]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f001 f999 	bl	800a970 <USBD_CtlError>
            ret = USBD_FAIL;
 800963e:	2302      	movs	r3, #2
 8009640:	75fb      	strb	r3, [r7, #23]
          break;
 8009642:	e027      	b.n	8009694 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800964a:	2b03      	cmp	r3, #3
 800964c:	d107      	bne.n	800965e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800964e:	f107 030f 	add.w	r3, r7, #15
 8009652:	2201      	movs	r2, #1
 8009654:	4619      	mov	r1, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f001 f9f4 	bl	800aa44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800965c:	e01a      	b.n	8009694 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800965e:	6839      	ldr	r1, [r7, #0]
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 f985 	bl	800a970 <USBD_CtlError>
            ret = USBD_FAIL;
 8009666:	2302      	movs	r3, #2
 8009668:	75fb      	strb	r3, [r7, #23]
          break;
 800966a:	e013      	b.n	8009694 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009672:	2b03      	cmp	r3, #3
 8009674:	d00d      	beq.n	8009692 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009676:	6839      	ldr	r1, [r7, #0]
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f001 f979 	bl	800a970 <USBD_CtlError>
            ret = USBD_FAIL;
 800967e:	2302      	movs	r3, #2
 8009680:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009682:	e006      	b.n	8009692 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009684:	6839      	ldr	r1, [r7, #0]
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f001 f972 	bl	800a970 <USBD_CtlError>
          ret = USBD_FAIL;
 800968c:	2302      	movs	r3, #2
 800968e:	75fb      	strb	r3, [r7, #23]
          break;
 8009690:	e000      	b.n	8009694 <USBD_CDC_Setup+0x12c>
          break;
 8009692:	bf00      	nop
      }
      break;
 8009694:	e006      	b.n	80096a4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009696:	6839      	ldr	r1, [r7, #0]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f001 f969 	bl	800a970 <USBD_CtlError>
      ret = USBD_FAIL;
 800969e:	2302      	movs	r3, #2
 80096a0:	75fb      	strb	r3, [r7, #23]
      break;
 80096a2:	bf00      	nop
  }

  return ret;
 80096a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b084      	sub	sp, #16
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096c0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096c8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d03a      	beq.n	800974a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80096d4:	78fa      	ldrb	r2, [r7, #3]
 80096d6:	6879      	ldr	r1, [r7, #4]
 80096d8:	4613      	mov	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	4413      	add	r3, r2
 80096de:	009b      	lsls	r3, r3, #2
 80096e0:	440b      	add	r3, r1
 80096e2:	331c      	adds	r3, #28
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d029      	beq.n	800973e <USBD_CDC_DataIn+0x90>
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	6879      	ldr	r1, [r7, #4]
 80096ee:	4613      	mov	r3, r2
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	4413      	add	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	440b      	add	r3, r1
 80096f8:	331c      	adds	r3, #28
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	78f9      	ldrb	r1, [r7, #3]
 80096fe:	68b8      	ldr	r0, [r7, #8]
 8009700:	460b      	mov	r3, r1
 8009702:	00db      	lsls	r3, r3, #3
 8009704:	440b      	add	r3, r1
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4403      	add	r3, r0
 800970a:	331c      	adds	r3, #28
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	fbb2 f1f3 	udiv	r1, r2, r3
 8009712:	fb01 f303 	mul.w	r3, r1, r3
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	2b00      	cmp	r3, #0
 800971a:	d110      	bne.n	800973e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800971c:	78fa      	ldrb	r2, [r7, #3]
 800971e:	6879      	ldr	r1, [r7, #4]
 8009720:	4613      	mov	r3, r2
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	4413      	add	r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	440b      	add	r3, r1
 800972a:	331c      	adds	r3, #28
 800972c:	2200      	movs	r2, #0
 800972e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009730:	78f9      	ldrb	r1, [r7, #3]
 8009732:	2300      	movs	r3, #0
 8009734:	2200      	movs	r2, #0
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f001 fe94 	bl	800b464 <USBD_LL_Transmit>
 800973c:	e003      	b.n	8009746 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2200      	movs	r2, #0
 8009742:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009746:	2300      	movs	r3, #0
 8009748:	e000      	b.n	800974c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800974a:	2302      	movs	r3, #2
  }
}
 800974c:	4618      	mov	r0, r3
 800974e:	3710      	adds	r7, #16
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}

08009754 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	460b      	mov	r3, r1
 800975e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009766:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009768:	78fb      	ldrb	r3, [r7, #3]
 800976a:	4619      	mov	r1, r3
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f001 febf 	bl	800b4f0 <USBD_LL_GetRxDataSize>
 8009772:	4602      	mov	r2, r0
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00d      	beq.n	80097a0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009798:	4611      	mov	r1, r2
 800979a:	4798      	blx	r3

    return USBD_OK;
 800979c:	2300      	movs	r3, #0
 800979e:	e000      	b.n	80097a2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80097a0:	2302      	movs	r3, #2
  }
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097b8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d014      	beq.n	80097ee <USBD_CDC_EP0_RxReady+0x44>
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80097ca:	2bff      	cmp	r3, #255	@ 0xff
 80097cc:	d00f      	beq.n	80097ee <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80097dc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80097e4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	22ff      	movs	r2, #255	@ 0xff
 80097ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b083      	sub	sp, #12
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2243      	movs	r2, #67	@ 0x43
 8009804:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009806:	4b03      	ldr	r3, [pc, #12]	@ (8009814 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009808:	4618      	mov	r0, r3
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	bc80      	pop	{r7}
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	200000f4 	.word	0x200000f4

08009818 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2243      	movs	r2, #67	@ 0x43
 8009824:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009826:	4b03      	ldr	r3, [pc, #12]	@ (8009834 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009828:	4618      	mov	r0, r3
 800982a:	370c      	adds	r7, #12
 800982c:	46bd      	mov	sp, r7
 800982e:	bc80      	pop	{r7}
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	200000b0 	.word	0x200000b0

08009838 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2243      	movs	r2, #67	@ 0x43
 8009844:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009846:	4b03      	ldr	r3, [pc, #12]	@ (8009854 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009848:	4618      	mov	r0, r3
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	bc80      	pop	{r7}
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	20000138 	.word	0x20000138

08009858 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	220a      	movs	r2, #10
 8009864:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009866:	4b03      	ldr	r3, [pc, #12]	@ (8009874 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009868:	4618      	mov	r0, r3
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	bc80      	pop	{r7}
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	2000006c 	.word	0x2000006c

08009878 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009882:	2302      	movs	r3, #2
 8009884:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d005      	beq.n	8009898 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009894:	2300      	movs	r3, #0
 8009896:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009898:	7bfb      	ldrb	r3, [r7, #15]
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	bc80      	pop	{r7}
 80098a2:	4770      	bx	lr

080098a4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b087      	sub	sp, #28
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	4613      	mov	r3, r2
 80098b0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098b8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	68ba      	ldr	r2, [r7, #8]
 80098be:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80098c2:	88fa      	ldrh	r2, [r7, #6]
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	371c      	adds	r7, #28
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bc80      	pop	{r7}
 80098d4:	4770      	bx	lr

080098d6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80098d6:	b480      	push	{r7}
 80098d8:	b085      	sub	sp, #20
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
 80098de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098e6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3714      	adds	r7, #20
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bc80      	pop	{r7}
 80098fa:	4770      	bx	lr

080098fc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800990a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009912:	2b00      	cmp	r3, #0
 8009914:	d01c      	beq.n	8009950 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800991c:	2b00      	cmp	r3, #0
 800991e:	d115      	bne.n	800994c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2201      	movs	r2, #1
 8009924:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800993e:	b29b      	uxth	r3, r3
 8009940:	2181      	movs	r1, #129	@ 0x81
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f001 fd8e 	bl	800b464 <USBD_LL_Transmit>

      return USBD_OK;
 8009948:	2300      	movs	r3, #0
 800994a:	e002      	b.n	8009952 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800994c:	2301      	movs	r3, #1
 800994e:	e000      	b.n	8009952 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009950:	2302      	movs	r3, #2
  }
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009968:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009970:	2b00      	cmp	r3, #0
 8009972:	d017      	beq.n	80099a4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	7c1b      	ldrb	r3, [r3, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d109      	bne.n	8009990 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009982:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009986:	2101      	movs	r1, #1
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f001 fd8e 	bl	800b4aa <USBD_LL_PrepareReceive>
 800998e:	e007      	b.n	80099a0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009996:	2340      	movs	r3, #64	@ 0x40
 8009998:	2101      	movs	r1, #1
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f001 fd85 	bl	800b4aa <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80099a0:	2300      	movs	r3, #0
 80099a2:	e000      	b.n	80099a6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80099a4:	2302      	movs	r3, #2
  }
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	60f8      	str	r0, [r7, #12]
 80099b6:	60b9      	str	r1, [r7, #8]
 80099b8:	4613      	mov	r3, r2
 80099ba:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d101      	bne.n	80099c6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80099c2:	2302      	movs	r3, #2
 80099c4:	e01a      	b.n	80099fc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d003      	beq.n	80099d8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d003      	beq.n	80099e6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2201      	movs	r2, #1
 80099ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	79fa      	ldrb	r2, [r7, #7]
 80099f2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f001 fc03 	bl	800b200 <USBD_LL_Init>

  return USBD_OK;
 80099fa:	2300      	movs	r3, #0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3710      	adds	r7, #16
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d006      	beq.n	8009a26 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	683a      	ldr	r2, [r7, #0]
 8009a1c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	73fb      	strb	r3, [r7, #15]
 8009a24:	e001      	b.n	8009a2a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009a26:	2302      	movs	r3, #2
 8009a28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3714      	adds	r7, #20
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bc80      	pop	{r7}
 8009a34:	4770      	bx	lr

08009a36 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b082      	sub	sp, #8
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f001 fc28 	bl	800b294 <USBD_LL_Start>

  return USBD_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009a4e:	b480      	push	{r7}
 8009a50:	b083      	sub	sp, #12
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bc80      	pop	{r7}
 8009a60:	4770      	bx	lr

08009a62 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b084      	sub	sp, #16
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009a6e:	2302      	movs	r3, #2
 8009a70:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00c      	beq.n	8009a96 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	78fa      	ldrb	r2, [r7, #3]
 8009a86:	4611      	mov	r1, r2
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	4798      	blx	r3
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d101      	bne.n	8009a96 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3710      	adds	r7, #16
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b082      	sub	sp, #8
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	78fa      	ldrb	r2, [r7, #3]
 8009ab6:	4611      	mov	r1, r2
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	4798      	blx	r3

  return USBD_OK;
 8009abc:	2300      	movs	r3, #0
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3708      	adds	r7, #8
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b082      	sub	sp, #8
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
 8009ace:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009ad6:	6839      	ldr	r1, [r7, #0]
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f000 ff10 	bl	800a8fe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009aec:	461a      	mov	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009afa:	f003 031f 	and.w	r3, r3, #31
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	d016      	beq.n	8009b30 <USBD_LL_SetupStage+0x6a>
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d81c      	bhi.n	8009b40 <USBD_LL_SetupStage+0x7a>
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d002      	beq.n	8009b10 <USBD_LL_SetupStage+0x4a>
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d008      	beq.n	8009b20 <USBD_LL_SetupStage+0x5a>
 8009b0e:	e017      	b.n	8009b40 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b16:	4619      	mov	r1, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 fa03 	bl	8009f24 <USBD_StdDevReq>
      break;
 8009b1e:	e01a      	b.n	8009b56 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b26:	4619      	mov	r1, r3
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 fa65 	bl	8009ff8 <USBD_StdItfReq>
      break;
 8009b2e:	e012      	b.n	8009b56 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b36:	4619      	mov	r1, r3
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 faa5 	bl	800a088 <USBD_StdEPReq>
      break;
 8009b3e:	e00a      	b.n	8009b56 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009b46:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f001 fc00 	bl	800b354 <USBD_LL_StallEP>
      break;
 8009b54:	bf00      	nop
  }

  return USBD_OK;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3708      	adds	r7, #8
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b086      	sub	sp, #24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	607a      	str	r2, [r7, #4]
 8009b6c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009b6e:	7afb      	ldrb	r3, [r7, #11]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d14b      	bne.n	8009c0c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009b7a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009b82:	2b03      	cmp	r3, #3
 8009b84:	d134      	bne.n	8009bf0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	68da      	ldr	r2, [r3, #12]
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d919      	bls.n	8009bc6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	68da      	ldr	r2, [r3, #12]
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	691b      	ldr	r3, [r3, #16]
 8009b9a:	1ad2      	subs	r2, r2, r3
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	68da      	ldr	r2, [r3, #12]
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d203      	bcs.n	8009bb4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	e002      	b.n	8009bba <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	461a      	mov	r2, r3
 8009bbc:	6879      	ldr	r1, [r7, #4]
 8009bbe:	68f8      	ldr	r0, [r7, #12]
 8009bc0:	f000 ff8c 	bl	800aadc <USBD_CtlContinueRx>
 8009bc4:	e038      	b.n	8009c38 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00a      	beq.n	8009be8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009bd8:	2b03      	cmp	r3, #3
 8009bda:	d105      	bne.n	8009be8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009be2:	691b      	ldr	r3, [r3, #16]
 8009be4:	68f8      	ldr	r0, [r7, #12]
 8009be6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009be8:	68f8      	ldr	r0, [r7, #12]
 8009bea:	f000 ff89 	bl	800ab00 <USBD_CtlSendStatus>
 8009bee:	e023      	b.n	8009c38 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009bf6:	2b05      	cmp	r3, #5
 8009bf8:	d11e      	bne.n	8009c38 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009c02:	2100      	movs	r1, #0
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f001 fba5 	bl	800b354 <USBD_LL_StallEP>
 8009c0a:	e015      	b.n	8009c38 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00d      	beq.n	8009c34 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d108      	bne.n	8009c34 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c28:	699b      	ldr	r3, [r3, #24]
 8009c2a:	7afa      	ldrb	r2, [r7, #11]
 8009c2c:	4611      	mov	r1, r2
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	4798      	blx	r3
 8009c32:	e001      	b.n	8009c38 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009c34:	2302      	movs	r3, #2
 8009c36:	e000      	b.n	8009c3a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3718      	adds	r7, #24
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b086      	sub	sp, #24
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	60f8      	str	r0, [r7, #12]
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	607a      	str	r2, [r7, #4]
 8009c4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009c50:	7afb      	ldrb	r3, [r7, #11]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d17f      	bne.n	8009d56 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3314      	adds	r3, #20
 8009c5a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d15c      	bne.n	8009d20 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	68da      	ldr	r2, [r3, #12]
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d915      	bls.n	8009c9e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	68da      	ldr	r2, [r3, #12]
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	691b      	ldr	r3, [r3, #16]
 8009c7a:	1ad2      	subs	r2, r2, r3
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	461a      	mov	r2, r3
 8009c88:	6879      	ldr	r1, [r7, #4]
 8009c8a:	68f8      	ldr	r0, [r7, #12]
 8009c8c:	f000 fef6 	bl	800aa7c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c90:	2300      	movs	r3, #0
 8009c92:	2200      	movs	r2, #0
 8009c94:	2100      	movs	r1, #0
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	f001 fc07 	bl	800b4aa <USBD_LL_PrepareReceive>
 8009c9c:	e04e      	b.n	8009d3c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	689b      	ldr	r3, [r3, #8]
 8009ca2:	697a      	ldr	r2, [r7, #20]
 8009ca4:	6912      	ldr	r2, [r2, #16]
 8009ca6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009caa:	fb01 f202 	mul.w	r2, r1, r2
 8009cae:	1a9b      	subs	r3, r3, r2
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d11c      	bne.n	8009cee <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	689a      	ldr	r2, [r3, #8]
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d316      	bcc.n	8009cee <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	689a      	ldr	r2, [r3, #8]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d20f      	bcs.n	8009cee <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009cce:	2200      	movs	r2, #0
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	68f8      	ldr	r0, [r7, #12]
 8009cd4:	f000 fed2 	bl	800aa7c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	2100      	movs	r1, #0
 8009ce6:	68f8      	ldr	r0, [r7, #12]
 8009ce8:	f001 fbdf 	bl	800b4aa <USBD_LL_PrepareReceive>
 8009cec:	e026      	b.n	8009d3c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009d00:	2b03      	cmp	r3, #3
 8009d02:	d105      	bne.n	8009d10 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d0a:	68db      	ldr	r3, [r3, #12]
 8009d0c:	68f8      	ldr	r0, [r7, #12]
 8009d0e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009d10:	2180      	movs	r1, #128	@ 0x80
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f001 fb1e 	bl	800b354 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009d18:	68f8      	ldr	r0, [r7, #12]
 8009d1a:	f000 ff04 	bl	800ab26 <USBD_CtlReceiveStatus>
 8009d1e:	e00d      	b.n	8009d3c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d26:	2b04      	cmp	r3, #4
 8009d28:	d004      	beq.n	8009d34 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d103      	bne.n	8009d3c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009d34:	2180      	movs	r1, #128	@ 0x80
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f001 fb0c 	bl	800b354 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d11d      	bne.n	8009d82 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f7ff fe81 	bl	8009a4e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009d54:	e015      	b.n	8009d82 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00d      	beq.n	8009d7e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d68:	2b03      	cmp	r3, #3
 8009d6a:	d108      	bne.n	8009d7e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d72:	695b      	ldr	r3, [r3, #20]
 8009d74:	7afa      	ldrb	r2, [r7, #11]
 8009d76:	4611      	mov	r1, r2
 8009d78:	68f8      	ldr	r0, [r7, #12]
 8009d7a:	4798      	blx	r3
 8009d7c:	e001      	b.n	8009d82 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009d7e:	2302      	movs	r3, #2
 8009d80:	e000      	b.n	8009d84 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3718      	adds	r7, #24
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d94:	2340      	movs	r3, #64	@ 0x40
 8009d96:	2200      	movs	r2, #0
 8009d98:	2100      	movs	r1, #0
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f001 fa95 	bl	800b2ca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2201      	movs	r2, #1
 8009da4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2240      	movs	r2, #64	@ 0x40
 8009dac:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009db0:	2340      	movs	r3, #64	@ 0x40
 8009db2:	2200      	movs	r2, #0
 8009db4:	2180      	movs	r1, #128	@ 0x80
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f001 fa87 	bl	800b2ca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2240      	movs	r2, #64	@ 0x40
 8009dc6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d009      	beq.n	8009e04 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6852      	ldr	r2, [r2, #4]
 8009dfc:	b2d2      	uxtb	r2, r2
 8009dfe:	4611      	mov	r1, r2
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	4798      	blx	r3
  }

  return USBD_OK;
 8009e04:	2300      	movs	r3, #0
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}

08009e0e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b083      	sub	sp, #12
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
 8009e16:	460b      	mov	r3, r1
 8009e18:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	78fa      	ldrb	r2, [r7, #3]
 8009e1e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	370c      	adds	r7, #12
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bc80      	pop	{r7}
 8009e2a:	4770      	bx	lr

08009e2c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2204      	movs	r2, #4
 8009e44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bc80      	pop	{r7}
 8009e52:	4770      	bx	lr

08009e54 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e62:	2b04      	cmp	r3, #4
 8009e64:	d105      	bne.n	8009e72 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	370c      	adds	r7, #12
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bc80      	pop	{r7}
 8009e7c:	4770      	bx	lr

08009e7e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b082      	sub	sp, #8
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e8c:	2b03      	cmp	r3, #3
 8009e8e:	d10b      	bne.n	8009ea8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e96:	69db      	ldr	r3, [r3, #28]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d005      	beq.n	8009ea8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ea2:	69db      	ldr	r3, [r3, #28]
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	b083      	sub	sp, #12
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bc80      	pop	{r7}
 8009ec8:	4770      	bx	lr

08009eca <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009eca:	b480      	push	{r7}
 8009ecc:	b083      	sub	sp, #12
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009ed6:	2300      	movs	r3, #0
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	370c      	adds	r7, #12
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bc80      	pop	{r7}
 8009ee0:	4770      	bx	lr

08009ee2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b083      	sub	sp, #12
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	370c      	adds	r7, #12
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bc80      	pop	{r7}
 8009ef4:	4770      	bx	lr

08009ef6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	6852      	ldr	r2, [r2, #4]
 8009f12:	b2d2      	uxtb	r2, r2
 8009f14:	4611      	mov	r1, r2
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	4798      	blx	r3

  return USBD_OK;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f3a:	2b40      	cmp	r3, #64	@ 0x40
 8009f3c:	d005      	beq.n	8009f4a <USBD_StdDevReq+0x26>
 8009f3e:	2b40      	cmp	r3, #64	@ 0x40
 8009f40:	d84f      	bhi.n	8009fe2 <USBD_StdDevReq+0xbe>
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d009      	beq.n	8009f5a <USBD_StdDevReq+0x36>
 8009f46:	2b20      	cmp	r3, #32
 8009f48:	d14b      	bne.n	8009fe2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f50:	689b      	ldr	r3, [r3, #8]
 8009f52:	6839      	ldr	r1, [r7, #0]
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	4798      	blx	r3
      break;
 8009f58:	e048      	b.n	8009fec <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	785b      	ldrb	r3, [r3, #1]
 8009f5e:	2b09      	cmp	r3, #9
 8009f60:	d839      	bhi.n	8009fd6 <USBD_StdDevReq+0xb2>
 8009f62:	a201      	add	r2, pc, #4	@ (adr r2, 8009f68 <USBD_StdDevReq+0x44>)
 8009f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f68:	08009fb9 	.word	0x08009fb9
 8009f6c:	08009fcd 	.word	0x08009fcd
 8009f70:	08009fd7 	.word	0x08009fd7
 8009f74:	08009fc3 	.word	0x08009fc3
 8009f78:	08009fd7 	.word	0x08009fd7
 8009f7c:	08009f9b 	.word	0x08009f9b
 8009f80:	08009f91 	.word	0x08009f91
 8009f84:	08009fd7 	.word	0x08009fd7
 8009f88:	08009faf 	.word	0x08009faf
 8009f8c:	08009fa5 	.word	0x08009fa5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009f90:	6839      	ldr	r1, [r7, #0]
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f9dc 	bl	800a350 <USBD_GetDescriptor>
          break;
 8009f98:	e022      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009f9a:	6839      	ldr	r1, [r7, #0]
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fb3f 	bl	800a620 <USBD_SetAddress>
          break;
 8009fa2:	e01d      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009fa4:	6839      	ldr	r1, [r7, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fb7e 	bl	800a6a8 <USBD_SetConfig>
          break;
 8009fac:	e018      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009fae:	6839      	ldr	r1, [r7, #0]
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 fc07 	bl	800a7c4 <USBD_GetConfig>
          break;
 8009fb6:	e013      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009fb8:	6839      	ldr	r1, [r7, #0]
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 fc37 	bl	800a82e <USBD_GetStatus>
          break;
 8009fc0:	e00e      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009fc2:	6839      	ldr	r1, [r7, #0]
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 fc65 	bl	800a894 <USBD_SetFeature>
          break;
 8009fca:	e009      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009fcc:	6839      	ldr	r1, [r7, #0]
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 fc74 	bl	800a8bc <USBD_ClrFeature>
          break;
 8009fd4:	e004      	b.n	8009fe0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009fd6:	6839      	ldr	r1, [r7, #0]
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 fcc9 	bl	800a970 <USBD_CtlError>
          break;
 8009fde:	bf00      	nop
      }
      break;
 8009fe0:	e004      	b.n	8009fec <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009fe2:	6839      	ldr	r1, [r7, #0]
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fcc3 	bl	800a970 <USBD_CtlError>
      break;
 8009fea:	bf00      	nop
  }

  return ret;
 8009fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop

08009ff8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a002:	2300      	movs	r3, #0
 800a004:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a00e:	2b40      	cmp	r3, #64	@ 0x40
 800a010:	d005      	beq.n	800a01e <USBD_StdItfReq+0x26>
 800a012:	2b40      	cmp	r3, #64	@ 0x40
 800a014:	d82e      	bhi.n	800a074 <USBD_StdItfReq+0x7c>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d001      	beq.n	800a01e <USBD_StdItfReq+0x26>
 800a01a:	2b20      	cmp	r3, #32
 800a01c:	d12a      	bne.n	800a074 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a024:	3b01      	subs	r3, #1
 800a026:	2b02      	cmp	r3, #2
 800a028:	d81d      	bhi.n	800a066 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	889b      	ldrh	r3, [r3, #4]
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b01      	cmp	r3, #1
 800a032:	d813      	bhi.n	800a05c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	4798      	blx	r3
 800a042:	4603      	mov	r3, r0
 800a044:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	88db      	ldrh	r3, [r3, #6]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d110      	bne.n	800a070 <USBD_StdItfReq+0x78>
 800a04e:	7bfb      	ldrb	r3, [r7, #15]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d10d      	bne.n	800a070 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 fd53 	bl	800ab00 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a05a:	e009      	b.n	800a070 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a05c:	6839      	ldr	r1, [r7, #0]
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 fc86 	bl	800a970 <USBD_CtlError>
          break;
 800a064:	e004      	b.n	800a070 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fc81 	bl	800a970 <USBD_CtlError>
          break;
 800a06e:	e000      	b.n	800a072 <USBD_StdItfReq+0x7a>
          break;
 800a070:	bf00      	nop
      }
      break;
 800a072:	e004      	b.n	800a07e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a074:	6839      	ldr	r1, [r7, #0]
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fc7a 	bl	800a970 <USBD_CtlError>
      break;
 800a07c:	bf00      	nop
  }

  return USBD_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	889b      	ldrh	r3, [r3, #4]
 800a09a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0a4:	2b40      	cmp	r3, #64	@ 0x40
 800a0a6:	d007      	beq.n	800a0b8 <USBD_StdEPReq+0x30>
 800a0a8:	2b40      	cmp	r3, #64	@ 0x40
 800a0aa:	f200 8146 	bhi.w	800a33a <USBD_StdEPReq+0x2b2>
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00a      	beq.n	800a0c8 <USBD_StdEPReq+0x40>
 800a0b2:	2b20      	cmp	r3, #32
 800a0b4:	f040 8141 	bne.w	800a33a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	6839      	ldr	r1, [r7, #0]
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	4798      	blx	r3
      break;
 800a0c6:	e13d      	b.n	800a344 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0d0:	2b20      	cmp	r3, #32
 800a0d2:	d10a      	bne.n	800a0ea <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	6839      	ldr	r1, [r7, #0]
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	4798      	blx	r3
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a0e6:	7bfb      	ldrb	r3, [r7, #15]
 800a0e8:	e12d      	b.n	800a346 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	785b      	ldrb	r3, [r3, #1]
 800a0ee:	2b03      	cmp	r3, #3
 800a0f0:	d007      	beq.n	800a102 <USBD_StdEPReq+0x7a>
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	f300 811b 	bgt.w	800a32e <USBD_StdEPReq+0x2a6>
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d072      	beq.n	800a1e2 <USBD_StdEPReq+0x15a>
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d03a      	beq.n	800a176 <USBD_StdEPReq+0xee>
 800a100:	e115      	b.n	800a32e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d002      	beq.n	800a112 <USBD_StdEPReq+0x8a>
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	d015      	beq.n	800a13c <USBD_StdEPReq+0xb4>
 800a110:	e02b      	b.n	800a16a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a112:	7bbb      	ldrb	r3, [r7, #14]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d00c      	beq.n	800a132 <USBD_StdEPReq+0xaa>
 800a118:	7bbb      	ldrb	r3, [r7, #14]
 800a11a:	2b80      	cmp	r3, #128	@ 0x80
 800a11c:	d009      	beq.n	800a132 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a11e:	7bbb      	ldrb	r3, [r7, #14]
 800a120:	4619      	mov	r1, r3
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f001 f916 	bl	800b354 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a128:	2180      	movs	r1, #128	@ 0x80
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f001 f912 	bl	800b354 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a130:	e020      	b.n	800a174 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 fc1b 	bl	800a970 <USBD_CtlError>
              break;
 800a13a:	e01b      	b.n	800a174 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	885b      	ldrh	r3, [r3, #2]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10e      	bne.n	800a162 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a144:	7bbb      	ldrb	r3, [r7, #14]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00b      	beq.n	800a162 <USBD_StdEPReq+0xda>
 800a14a:	7bbb      	ldrb	r3, [r7, #14]
 800a14c:	2b80      	cmp	r3, #128	@ 0x80
 800a14e:	d008      	beq.n	800a162 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	88db      	ldrh	r3, [r3, #6]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d104      	bne.n	800a162 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a158:	7bbb      	ldrb	r3, [r7, #14]
 800a15a:	4619      	mov	r1, r3
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f001 f8f9 	bl	800b354 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 fccc 	bl	800ab00 <USBD_CtlSendStatus>

              break;
 800a168:	e004      	b.n	800a174 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a16a:	6839      	ldr	r1, [r7, #0]
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 fbff 	bl	800a970 <USBD_CtlError>
              break;
 800a172:	bf00      	nop
          }
          break;
 800a174:	e0e0      	b.n	800a338 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a17c:	2b02      	cmp	r3, #2
 800a17e:	d002      	beq.n	800a186 <USBD_StdEPReq+0xfe>
 800a180:	2b03      	cmp	r3, #3
 800a182:	d015      	beq.n	800a1b0 <USBD_StdEPReq+0x128>
 800a184:	e026      	b.n	800a1d4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a186:	7bbb      	ldrb	r3, [r7, #14]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00c      	beq.n	800a1a6 <USBD_StdEPReq+0x11e>
 800a18c:	7bbb      	ldrb	r3, [r7, #14]
 800a18e:	2b80      	cmp	r3, #128	@ 0x80
 800a190:	d009      	beq.n	800a1a6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a192:	7bbb      	ldrb	r3, [r7, #14]
 800a194:	4619      	mov	r1, r3
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f001 f8dc 	bl	800b354 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a19c:	2180      	movs	r1, #128	@ 0x80
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f001 f8d8 	bl	800b354 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a1a4:	e01c      	b.n	800a1e0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a1a6:	6839      	ldr	r1, [r7, #0]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fbe1 	bl	800a970 <USBD_CtlError>
              break;
 800a1ae:	e017      	b.n	800a1e0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	885b      	ldrh	r3, [r3, #2]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d112      	bne.n	800a1de <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a1b8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d004      	beq.n	800a1cc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a1c2:	7bbb      	ldrb	r3, [r7, #14]
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f001 f8e3 	bl	800b392 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fc97 	bl	800ab00 <USBD_CtlSendStatus>
              }
              break;
 800a1d2:	e004      	b.n	800a1de <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a1d4:	6839      	ldr	r1, [r7, #0]
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f000 fbca 	bl	800a970 <USBD_CtlError>
              break;
 800a1dc:	e000      	b.n	800a1e0 <USBD_StdEPReq+0x158>
              break;
 800a1de:	bf00      	nop
          }
          break;
 800a1e0:	e0aa      	b.n	800a338 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	d002      	beq.n	800a1f2 <USBD_StdEPReq+0x16a>
 800a1ec:	2b03      	cmp	r3, #3
 800a1ee:	d032      	beq.n	800a256 <USBD_StdEPReq+0x1ce>
 800a1f0:	e097      	b.n	800a322 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d007      	beq.n	800a208 <USBD_StdEPReq+0x180>
 800a1f8:	7bbb      	ldrb	r3, [r7, #14]
 800a1fa:	2b80      	cmp	r3, #128	@ 0x80
 800a1fc:	d004      	beq.n	800a208 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a1fe:	6839      	ldr	r1, [r7, #0]
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f000 fbb5 	bl	800a970 <USBD_CtlError>
                break;
 800a206:	e091      	b.n	800a32c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a208:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	da0b      	bge.n	800a228 <USBD_StdEPReq+0x1a0>
 800a210:	7bbb      	ldrb	r3, [r7, #14]
 800a212:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a216:	4613      	mov	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4413      	add	r3, r2
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	3310      	adds	r3, #16
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	4413      	add	r3, r2
 800a224:	3304      	adds	r3, #4
 800a226:	e00b      	b.n	800a240 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a228:	7bbb      	ldrb	r3, [r7, #14]
 800a22a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a22e:	4613      	mov	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	4413      	add	r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	4413      	add	r3, r2
 800a23e:	3304      	adds	r3, #4
 800a240:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	2200      	movs	r2, #0
 800a246:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	2202      	movs	r2, #2
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fbf8 	bl	800aa44 <USBD_CtlSendData>
              break;
 800a254:	e06a      	b.n	800a32c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a256:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	da11      	bge.n	800a282 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	f003 020f 	and.w	r2, r3, #15
 800a264:	6879      	ldr	r1, [r7, #4]
 800a266:	4613      	mov	r3, r2
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	4413      	add	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	440b      	add	r3, r1
 800a270:	3318      	adds	r3, #24
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d117      	bne.n	800a2a8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a278:	6839      	ldr	r1, [r7, #0]
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fb78 	bl	800a970 <USBD_CtlError>
                  break;
 800a280:	e054      	b.n	800a32c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	f003 020f 	and.w	r2, r3, #15
 800a288:	6879      	ldr	r1, [r7, #4]
 800a28a:	4613      	mov	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	4413      	add	r3, r2
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	440b      	add	r3, r1
 800a294:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d104      	bne.n	800a2a8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a29e:	6839      	ldr	r1, [r7, #0]
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 fb65 	bl	800a970 <USBD_CtlError>
                  break;
 800a2a6:	e041      	b.n	800a32c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	da0b      	bge.n	800a2c8 <USBD_StdEPReq+0x240>
 800a2b0:	7bbb      	ldrb	r3, [r7, #14]
 800a2b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	4413      	add	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	3310      	adds	r3, #16
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	e00b      	b.n	800a2e0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2c8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2ce:	4613      	mov	r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	4413      	add	r3, r2
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	4413      	add	r3, r2
 800a2de:	3304      	adds	r3, #4
 800a2e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a2e2:	7bbb      	ldrb	r3, [r7, #14]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d002      	beq.n	800a2ee <USBD_StdEPReq+0x266>
 800a2e8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ea:	2b80      	cmp	r3, #128	@ 0x80
 800a2ec:	d103      	bne.n	800a2f6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	601a      	str	r2, [r3, #0]
 800a2f4:	e00e      	b.n	800a314 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a2f6:	7bbb      	ldrb	r3, [r7, #14]
 800a2f8:	4619      	mov	r1, r3
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f001 f868 	bl	800b3d0 <USBD_LL_IsStallEP>
 800a300:	4603      	mov	r3, r0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d003      	beq.n	800a30e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	2201      	movs	r2, #1
 800a30a:	601a      	str	r2, [r3, #0]
 800a30c:	e002      	b.n	800a314 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	2200      	movs	r2, #0
 800a312:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	2202      	movs	r2, #2
 800a318:	4619      	mov	r1, r3
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 fb92 	bl	800aa44 <USBD_CtlSendData>
              break;
 800a320:	e004      	b.n	800a32c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a322:	6839      	ldr	r1, [r7, #0]
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 fb23 	bl	800a970 <USBD_CtlError>
              break;
 800a32a:	bf00      	nop
          }
          break;
 800a32c:	e004      	b.n	800a338 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a32e:	6839      	ldr	r1, [r7, #0]
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fb1d 	bl	800a970 <USBD_CtlError>
          break;
 800a336:	bf00      	nop
      }
      break;
 800a338:	e004      	b.n	800a344 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a33a:	6839      	ldr	r1, [r7, #0]
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 fb17 	bl	800a970 <USBD_CtlError>
      break;
 800a342:	bf00      	nop
  }

  return ret;
 800a344:	7bfb      	ldrb	r3, [r7, #15]
}
 800a346:	4618      	mov	r0, r3
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
	...

0800a350 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a35a:	2300      	movs	r3, #0
 800a35c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a35e:	2300      	movs	r3, #0
 800a360:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a362:	2300      	movs	r3, #0
 800a364:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	885b      	ldrh	r3, [r3, #2]
 800a36a:	0a1b      	lsrs	r3, r3, #8
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	3b01      	subs	r3, #1
 800a370:	2b06      	cmp	r3, #6
 800a372:	f200 8128 	bhi.w	800a5c6 <USBD_GetDescriptor+0x276>
 800a376:	a201      	add	r2, pc, #4	@ (adr r2, 800a37c <USBD_GetDescriptor+0x2c>)
 800a378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a37c:	0800a399 	.word	0x0800a399
 800a380:	0800a3b1 	.word	0x0800a3b1
 800a384:	0800a3f1 	.word	0x0800a3f1
 800a388:	0800a5c7 	.word	0x0800a5c7
 800a38c:	0800a5c7 	.word	0x0800a5c7
 800a390:	0800a567 	.word	0x0800a567
 800a394:	0800a593 	.word	0x0800a593
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	687a      	ldr	r2, [r7, #4]
 800a3a2:	7c12      	ldrb	r2, [r2, #16]
 800a3a4:	f107 0108 	add.w	r1, r7, #8
 800a3a8:	4610      	mov	r0, r2
 800a3aa:	4798      	blx	r3
 800a3ac:	60f8      	str	r0, [r7, #12]
      break;
 800a3ae:	e112      	b.n	800a5d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	7c1b      	ldrb	r3, [r3, #16]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d10d      	bne.n	800a3d4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3c0:	f107 0208 	add.w	r2, r7, #8
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4798      	blx	r3
 800a3c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a3d2:	e100      	b.n	800a5d6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3dc:	f107 0208 	add.w	r2, r7, #8
 800a3e0:	4610      	mov	r0, r2
 800a3e2:	4798      	blx	r3
 800a3e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	701a      	strb	r2, [r3, #0]
      break;
 800a3ee:	e0f2      	b.n	800a5d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	885b      	ldrh	r3, [r3, #2]
 800a3f4:	b2db      	uxtb	r3, r3
 800a3f6:	2b05      	cmp	r3, #5
 800a3f8:	f200 80ac 	bhi.w	800a554 <USBD_GetDescriptor+0x204>
 800a3fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a404 <USBD_GetDescriptor+0xb4>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a41d 	.word	0x0800a41d
 800a408:	0800a451 	.word	0x0800a451
 800a40c:	0800a485 	.word	0x0800a485
 800a410:	0800a4b9 	.word	0x0800a4b9
 800a414:	0800a4ed 	.word	0x0800a4ed
 800a418:	0800a521 	.word	0x0800a521
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d00b      	beq.n	800a440 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	7c12      	ldrb	r2, [r2, #16]
 800a434:	f107 0108 	add.w	r1, r7, #8
 800a438:	4610      	mov	r0, r2
 800a43a:	4798      	blx	r3
 800a43c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a43e:	e091      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a440:	6839      	ldr	r1, [r7, #0]
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f000 fa94 	bl	800a970 <USBD_CtlError>
            err++;
 800a448:	7afb      	ldrb	r3, [r7, #11]
 800a44a:	3301      	adds	r3, #1
 800a44c:	72fb      	strb	r3, [r7, #11]
          break;
 800a44e:	e089      	b.n	800a564 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00b      	beq.n	800a474 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	7c12      	ldrb	r2, [r2, #16]
 800a468:	f107 0108 	add.w	r1, r7, #8
 800a46c:	4610      	mov	r0, r2
 800a46e:	4798      	blx	r3
 800a470:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a472:	e077      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a474:	6839      	ldr	r1, [r7, #0]
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 fa7a 	bl	800a970 <USBD_CtlError>
            err++;
 800a47c:	7afb      	ldrb	r3, [r7, #11]
 800a47e:	3301      	adds	r3, #1
 800a480:	72fb      	strb	r3, [r7, #11]
          break;
 800a482:	e06f      	b.n	800a564 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00b      	beq.n	800a4a8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	7c12      	ldrb	r2, [r2, #16]
 800a49c:	f107 0108 	add.w	r1, r7, #8
 800a4a0:	4610      	mov	r0, r2
 800a4a2:	4798      	blx	r3
 800a4a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4a6:	e05d      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 fa60 	bl	800a970 <USBD_CtlError>
            err++;
 800a4b0:	7afb      	ldrb	r3, [r7, #11]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	72fb      	strb	r3, [r7, #11]
          break;
 800a4b6:	e055      	b.n	800a564 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4be:	691b      	ldr	r3, [r3, #16]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d00b      	beq.n	800a4dc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4ca:	691b      	ldr	r3, [r3, #16]
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	7c12      	ldrb	r2, [r2, #16]
 800a4d0:	f107 0108 	add.w	r1, r7, #8
 800a4d4:	4610      	mov	r0, r2
 800a4d6:	4798      	blx	r3
 800a4d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4da:	e043      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fa46 	bl	800a970 <USBD_CtlError>
            err++;
 800a4e4:	7afb      	ldrb	r3, [r7, #11]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4ea:	e03b      	b.n	800a564 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4f2:	695b      	ldr	r3, [r3, #20]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00b      	beq.n	800a510 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4fe:	695b      	ldr	r3, [r3, #20]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	7c12      	ldrb	r2, [r2, #16]
 800a504:	f107 0108 	add.w	r1, r7, #8
 800a508:	4610      	mov	r0, r2
 800a50a:	4798      	blx	r3
 800a50c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a50e:	e029      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a510:	6839      	ldr	r1, [r7, #0]
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 fa2c 	bl	800a970 <USBD_CtlError>
            err++;
 800a518:	7afb      	ldrb	r3, [r7, #11]
 800a51a:	3301      	adds	r3, #1
 800a51c:	72fb      	strb	r3, [r7, #11]
          break;
 800a51e:	e021      	b.n	800a564 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a526:	699b      	ldr	r3, [r3, #24]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d00b      	beq.n	800a544 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	7c12      	ldrb	r2, [r2, #16]
 800a538:	f107 0108 	add.w	r1, r7, #8
 800a53c:	4610      	mov	r0, r2
 800a53e:	4798      	blx	r3
 800a540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a542:	e00f      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a544:	6839      	ldr	r1, [r7, #0]
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 fa12 	bl	800a970 <USBD_CtlError>
            err++;
 800a54c:	7afb      	ldrb	r3, [r7, #11]
 800a54e:	3301      	adds	r3, #1
 800a550:	72fb      	strb	r3, [r7, #11]
          break;
 800a552:	e007      	b.n	800a564 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a554:	6839      	ldr	r1, [r7, #0]
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 fa0a 	bl	800a970 <USBD_CtlError>
          err++;
 800a55c:	7afb      	ldrb	r3, [r7, #11]
 800a55e:	3301      	adds	r3, #1
 800a560:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a562:	e038      	b.n	800a5d6 <USBD_GetDescriptor+0x286>
 800a564:	e037      	b.n	800a5d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	7c1b      	ldrb	r3, [r3, #16]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d109      	bne.n	800a582 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a576:	f107 0208 	add.w	r2, r7, #8
 800a57a:	4610      	mov	r0, r2
 800a57c:	4798      	blx	r3
 800a57e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a580:	e029      	b.n	800a5d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a582:	6839      	ldr	r1, [r7, #0]
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 f9f3 	bl	800a970 <USBD_CtlError>
        err++;
 800a58a:	7afb      	ldrb	r3, [r7, #11]
 800a58c:	3301      	adds	r3, #1
 800a58e:	72fb      	strb	r3, [r7, #11]
      break;
 800a590:	e021      	b.n	800a5d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	7c1b      	ldrb	r3, [r3, #16]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10d      	bne.n	800a5b6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a5a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a2:	f107 0208 	add.w	r2, r7, #8
 800a5a6:	4610      	mov	r0, r2
 800a5a8:	4798      	blx	r3
 800a5aa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	2207      	movs	r2, #7
 800a5b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a5b4:	e00f      	b.n	800a5d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a5b6:	6839      	ldr	r1, [r7, #0]
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f000 f9d9 	bl	800a970 <USBD_CtlError>
        err++;
 800a5be:	7afb      	ldrb	r3, [r7, #11]
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	72fb      	strb	r3, [r7, #11]
      break;
 800a5c4:	e007      	b.n	800a5d6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a5c6:	6839      	ldr	r1, [r7, #0]
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 f9d1 	bl	800a970 <USBD_CtlError>
      err++;
 800a5ce:	7afb      	ldrb	r3, [r7, #11]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	72fb      	strb	r3, [r7, #11]
      break;
 800a5d4:	bf00      	nop
  }

  if (err != 0U)
 800a5d6:	7afb      	ldrb	r3, [r7, #11]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d11c      	bne.n	800a616 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a5dc:	893b      	ldrh	r3, [r7, #8]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d011      	beq.n	800a606 <USBD_GetDescriptor+0x2b6>
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	88db      	ldrh	r3, [r3, #6]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00d      	beq.n	800a606 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	88da      	ldrh	r2, [r3, #6]
 800a5ee:	893b      	ldrh	r3, [r7, #8]
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	bf28      	it	cs
 800a5f4:	4613      	movcs	r3, r2
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a5fa:	893b      	ldrh	r3, [r7, #8]
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	68f9      	ldr	r1, [r7, #12]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 fa1f 	bl	800aa44 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	88db      	ldrh	r3, [r3, #6]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d104      	bne.n	800a618 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fa76 	bl	800ab00 <USBD_CtlSendStatus>
 800a614:	e000      	b.n	800a618 <USBD_GetDescriptor+0x2c8>
    return;
 800a616:	bf00      	nop
    }
  }
}
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop

0800a620 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	889b      	ldrh	r3, [r3, #4]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d130      	bne.n	800a694 <USBD_SetAddress+0x74>
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	88db      	ldrh	r3, [r3, #6]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d12c      	bne.n	800a694 <USBD_SetAddress+0x74>
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	885b      	ldrh	r3, [r3, #2]
 800a63e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a640:	d828      	bhi.n	800a694 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	885b      	ldrh	r3, [r3, #2]
 800a646:	b2db      	uxtb	r3, r3
 800a648:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a64c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a654:	2b03      	cmp	r3, #3
 800a656:	d104      	bne.n	800a662 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a658:	6839      	ldr	r1, [r7, #0]
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f988 	bl	800a970 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a660:	e01d      	b.n	800a69e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	7bfa      	ldrb	r2, [r7, #15]
 800a666:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
 800a66c:	4619      	mov	r1, r3
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fed9 	bl	800b426 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fa43 	bl	800ab00 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a67a:	7bfb      	ldrb	r3, [r7, #15]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d004      	beq.n	800a68a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2202      	movs	r2, #2
 800a684:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a688:	e009      	b.n	800a69e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2201      	movs	r2, #1
 800a68e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a692:	e004      	b.n	800a69e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a694:	6839      	ldr	r1, [r7, #0]
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 f96a 	bl	800a970 <USBD_CtlError>
  }
}
 800a69c:	bf00      	nop
 800a69e:	bf00      	nop
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
	...

0800a6a8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	885b      	ldrh	r3, [r3, #2]
 800a6b6:	b2da      	uxtb	r2, r3
 800a6b8:	4b41      	ldr	r3, [pc, #260]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a6ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6bc:	4b40      	ldr	r3, [pc, #256]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a6be:	781b      	ldrb	r3, [r3, #0]
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d904      	bls.n	800a6ce <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a6c4:	6839      	ldr	r1, [r7, #0]
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 f952 	bl	800a970 <USBD_CtlError>
 800a6cc:	e075      	b.n	800a7ba <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6d4:	2b02      	cmp	r3, #2
 800a6d6:	d002      	beq.n	800a6de <USBD_SetConfig+0x36>
 800a6d8:	2b03      	cmp	r3, #3
 800a6da:	d023      	beq.n	800a724 <USBD_SetConfig+0x7c>
 800a6dc:	e062      	b.n	800a7a4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a6de:	4b38      	ldr	r3, [pc, #224]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d01a      	beq.n	800a71c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a6e6:	4b36      	ldr	r3, [pc, #216]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2203      	movs	r2, #3
 800a6f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a6f8:	4b31      	ldr	r3, [pc, #196]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f7ff f9af 	bl	8009a62 <USBD_SetClassConfig>
 800a704:	4603      	mov	r3, r0
 800a706:	2b02      	cmp	r3, #2
 800a708:	d104      	bne.n	800a714 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a70a:	6839      	ldr	r1, [r7, #0]
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 f92f 	bl	800a970 <USBD_CtlError>
            return;
 800a712:	e052      	b.n	800a7ba <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f9f3 	bl	800ab00 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a71a:	e04e      	b.n	800a7ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f000 f9ef 	bl	800ab00 <USBD_CtlSendStatus>
        break;
 800a722:	e04a      	b.n	800a7ba <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a724:	4b26      	ldr	r3, [pc, #152]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d112      	bne.n	800a752 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2202      	movs	r2, #2
 800a730:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a734:	4b22      	ldr	r3, [pc, #136]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	461a      	mov	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a73e:	4b20      	ldr	r3, [pc, #128]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	4619      	mov	r1, r3
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f7ff f9ab 	bl	8009aa0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f9d8 	bl	800ab00 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a750:	e033      	b.n	800a7ba <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a752:	4b1b      	ldr	r3, [pc, #108]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a754:	781b      	ldrb	r3, [r3, #0]
 800a756:	461a      	mov	r2, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d01d      	beq.n	800a79c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	b2db      	uxtb	r3, r3
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f7ff f999 	bl	8009aa0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a76e:	4b14      	ldr	r3, [pc, #80]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	461a      	mov	r2, r3
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a778:	4b11      	ldr	r3, [pc, #68]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	4619      	mov	r1, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f7ff f96f 	bl	8009a62 <USBD_SetClassConfig>
 800a784:	4603      	mov	r3, r0
 800a786:	2b02      	cmp	r3, #2
 800a788:	d104      	bne.n	800a794 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a78a:	6839      	ldr	r1, [r7, #0]
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 f8ef 	bl	800a970 <USBD_CtlError>
            return;
 800a792:	e012      	b.n	800a7ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 f9b3 	bl	800ab00 <USBD_CtlSendStatus>
        break;
 800a79a:	e00e      	b.n	800a7ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f9af 	bl	800ab00 <USBD_CtlSendStatus>
        break;
 800a7a2:	e00a      	b.n	800a7ba <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a7a4:	6839      	ldr	r1, [r7, #0]
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f8e2 	bl	800a970 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a7ac:	4b04      	ldr	r3, [pc, #16]	@ (800a7c0 <USBD_SetConfig+0x118>)
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f7ff f974 	bl	8009aa0 <USBD_ClrClassConfig>
        break;
 800a7b8:	bf00      	nop
    }
  }
}
 800a7ba:	3708      	adds	r7, #8
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	200004f0 	.word	0x200004f0

0800a7c4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b082      	sub	sp, #8
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	88db      	ldrh	r3, [r3, #6]
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d004      	beq.n	800a7e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a7d6:	6839      	ldr	r1, [r7, #0]
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f000 f8c9 	bl	800a970 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a7de:	e022      	b.n	800a826 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7e6:	2b02      	cmp	r3, #2
 800a7e8:	dc02      	bgt.n	800a7f0 <USBD_GetConfig+0x2c>
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	dc03      	bgt.n	800a7f6 <USBD_GetConfig+0x32>
 800a7ee:	e015      	b.n	800a81c <USBD_GetConfig+0x58>
 800a7f0:	2b03      	cmp	r3, #3
 800a7f2:	d00b      	beq.n	800a80c <USBD_GetConfig+0x48>
 800a7f4:	e012      	b.n	800a81c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	3308      	adds	r3, #8
 800a800:	2201      	movs	r2, #1
 800a802:	4619      	mov	r1, r3
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 f91d 	bl	800aa44 <USBD_CtlSendData>
        break;
 800a80a:	e00c      	b.n	800a826 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	3304      	adds	r3, #4
 800a810:	2201      	movs	r2, #1
 800a812:	4619      	mov	r1, r3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f000 f915 	bl	800aa44 <USBD_CtlSendData>
        break;
 800a81a:	e004      	b.n	800a826 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a81c:	6839      	ldr	r1, [r7, #0]
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f8a6 	bl	800a970 <USBD_CtlError>
        break;
 800a824:	bf00      	nop
}
 800a826:	bf00      	nop
 800a828:	3708      	adds	r7, #8
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b082      	sub	sp, #8
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
 800a836:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a83e:	3b01      	subs	r3, #1
 800a840:	2b02      	cmp	r3, #2
 800a842:	d81e      	bhi.n	800a882 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	88db      	ldrh	r3, [r3, #6]
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d004      	beq.n	800a856 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a84c:	6839      	ldr	r1, [r7, #0]
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f88e 	bl	800a970 <USBD_CtlError>
        break;
 800a854:	e01a      	b.n	800a88c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2201      	movs	r2, #1
 800a85a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a862:	2b00      	cmp	r3, #0
 800a864:	d005      	beq.n	800a872 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	68db      	ldr	r3, [r3, #12]
 800a86a:	f043 0202 	orr.w	r2, r3, #2
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	330c      	adds	r3, #12
 800a876:	2202      	movs	r2, #2
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 f8e2 	bl	800aa44 <USBD_CtlSendData>
      break;
 800a880:	e004      	b.n	800a88c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 f873 	bl	800a970 <USBD_CtlError>
      break;
 800a88a:	bf00      	nop
  }
}
 800a88c:	bf00      	nop
 800a88e:	3708      	adds	r7, #8
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	885b      	ldrh	r3, [r3, #2]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d106      	bne.n	800a8b4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 f926 	bl	800ab00 <USBD_CtlSendStatus>
  }
}
 800a8b4:	bf00      	nop
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	2b02      	cmp	r3, #2
 800a8d0:	d80b      	bhi.n	800a8ea <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	885b      	ldrh	r3, [r3, #2]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d10c      	bne.n	800a8f4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 f90c 	bl	800ab00 <USBD_CtlSendStatus>
      }
      break;
 800a8e8:	e004      	b.n	800a8f4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a8ea:	6839      	ldr	r1, [r7, #0]
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 f83f 	bl	800a970 <USBD_CtlError>
      break;
 800a8f2:	e000      	b.n	800a8f6 <USBD_ClrFeature+0x3a>
      break;
 800a8f4:	bf00      	nop
  }
}
 800a8f6:	bf00      	nop
 800a8f8:	3708      	adds	r7, #8
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}

0800a8fe <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a8fe:	b480      	push	{r7}
 800a900:	b083      	sub	sp, #12
 800a902:	af00      	add	r7, sp, #0
 800a904:	6078      	str	r0, [r7, #4]
 800a906:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	781a      	ldrb	r2, [r3, #0]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	785a      	ldrb	r2, [r3, #1]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	3302      	adds	r3, #2
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	461a      	mov	r2, r3
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	3303      	adds	r3, #3
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	021b      	lsls	r3, r3, #8
 800a928:	b29b      	uxth	r3, r3
 800a92a:	4413      	add	r3, r2
 800a92c:	b29a      	uxth	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	3304      	adds	r3, #4
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	461a      	mov	r2, r3
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	3305      	adds	r3, #5
 800a93e:	781b      	ldrb	r3, [r3, #0]
 800a940:	021b      	lsls	r3, r3, #8
 800a942:	b29b      	uxth	r3, r3
 800a944:	4413      	add	r3, r2
 800a946:	b29a      	uxth	r2, r3
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	3306      	adds	r3, #6
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	461a      	mov	r2, r3
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	3307      	adds	r3, #7
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	021b      	lsls	r3, r3, #8
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	4413      	add	r3, r2
 800a960:	b29a      	uxth	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	80da      	strh	r2, [r3, #6]

}
 800a966:	bf00      	nop
 800a968:	370c      	adds	r7, #12
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bc80      	pop	{r7}
 800a96e:	4770      	bx	lr

0800a970 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a97a:	2180      	movs	r1, #128	@ 0x80
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 fce9 	bl	800b354 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a982:	2100      	movs	r1, #0
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 fce5 	bl	800b354 <USBD_LL_StallEP>
}
 800a98a:	bf00      	nop
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b086      	sub	sp, #24
 800a996:	af00      	add	r7, sp, #0
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	60b9      	str	r1, [r7, #8]
 800a99c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d032      	beq.n	800aa0e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a9a8:	68f8      	ldr	r0, [r7, #12]
 800a9aa:	f000 f834 	bl	800aa16 <USBD_GetLen>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	005b      	lsls	r3, r3, #1
 800a9b6:	b29a      	uxth	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a9bc:	7dfb      	ldrb	r3, [r7, #23]
 800a9be:	1c5a      	adds	r2, r3, #1
 800a9c0:	75fa      	strb	r2, [r7, #23]
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	4413      	add	r3, r2
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	7812      	ldrb	r2, [r2, #0]
 800a9cc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a9ce:	7dfb      	ldrb	r3, [r7, #23]
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	75fa      	strb	r2, [r7, #23]
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	4413      	add	r3, r2
 800a9da:	2203      	movs	r2, #3
 800a9dc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a9de:	e012      	b.n	800aa06 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	1c5a      	adds	r2, r3, #1
 800a9e4:	60fa      	str	r2, [r7, #12]
 800a9e6:	7dfa      	ldrb	r2, [r7, #23]
 800a9e8:	1c51      	adds	r1, r2, #1
 800a9ea:	75f9      	strb	r1, [r7, #23]
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	440a      	add	r2, r1
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a9f6:	7dfb      	ldrb	r3, [r7, #23]
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	75fa      	strb	r2, [r7, #23]
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	4413      	add	r3, r2
 800aa02:	2200      	movs	r2, #0
 800aa04:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1e8      	bne.n	800a9e0 <USBD_GetString+0x4e>
    }
  }
}
 800aa0e:	bf00      	nop
 800aa10:	3718      	adds	r7, #24
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}

0800aa16 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aa16:	b480      	push	{r7}
 800aa18:	b085      	sub	sp, #20
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800aa22:	e005      	b.n	800aa30 <USBD_GetLen+0x1a>
  {
    len++;
 800aa24:	7bfb      	ldrb	r3, [r7, #15]
 800aa26:	3301      	adds	r3, #1
 800aa28:	73fb      	strb	r3, [r7, #15]
    buf++;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d1f5      	bne.n	800aa24 <USBD_GetLen+0xe>
  }

  return len;
 800aa38:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3714      	adds	r7, #20
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bc80      	pop	{r7}
 800aa42:	4770      	bx	lr

0800aa44 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2202      	movs	r2, #2
 800aa56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aa5a:	88fa      	ldrh	r2, [r7, #6]
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800aa60:	88fa      	ldrh	r2, [r7, #6]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aa66:	88fb      	ldrh	r3, [r7, #6]
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	2100      	movs	r1, #0
 800aa6c:	68f8      	ldr	r0, [r7, #12]
 800aa6e:	f000 fcf9 	bl	800b464 <USBD_LL_Transmit>

  return USBD_OK;
 800aa72:	2300      	movs	r3, #0
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3710      	adds	r7, #16
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	4613      	mov	r3, r2
 800aa88:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aa8a:	88fb      	ldrh	r3, [r7, #6]
 800aa8c:	68ba      	ldr	r2, [r7, #8]
 800aa8e:	2100      	movs	r1, #0
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f000 fce7 	bl	800b464 <USBD_LL_Transmit>

  return USBD_OK;
 800aa96:	2300      	movs	r3, #0
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3710      	adds	r7, #16
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}

0800aaa0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b084      	sub	sp, #16
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2203      	movs	r2, #3
 800aab2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800aab6:	88fa      	ldrh	r2, [r7, #6]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800aabe:	88fa      	ldrh	r2, [r7, #6]
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aac6:	88fb      	ldrh	r3, [r7, #6]
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	2100      	movs	r1, #0
 800aacc:	68f8      	ldr	r0, [r7, #12]
 800aace:	f000 fcec 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	4613      	mov	r3, r2
 800aae8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aaea:	88fb      	ldrh	r3, [r7, #6]
 800aaec:	68ba      	ldr	r2, [r7, #8]
 800aaee:	2100      	movs	r1, #0
 800aaf0:	68f8      	ldr	r0, [r7, #12]
 800aaf2:	f000 fcda 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3710      	adds	r7, #16
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2204      	movs	r2, #4
 800ab0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ab10:	2300      	movs	r3, #0
 800ab12:	2200      	movs	r2, #0
 800ab14:	2100      	movs	r1, #0
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 fca4 	bl	800b464 <USBD_LL_Transmit>

  return USBD_OK;
 800ab1c:	2300      	movs	r3, #0
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3708      	adds	r7, #8
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}

0800ab26 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b082      	sub	sp, #8
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2205      	movs	r2, #5
 800ab32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab36:	2300      	movs	r3, #0
 800ab38:	2200      	movs	r2, #0
 800ab3a:	2100      	movs	r1, #0
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f000 fcb4 	bl	800b4aa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab42:	2300      	movs	r3, #0
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3708      	adds	r7, #8
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ab50:	2200      	movs	r2, #0
 800ab52:	4912      	ldr	r1, [pc, #72]	@ (800ab9c <MX_USB_DEVICE_Init+0x50>)
 800ab54:	4812      	ldr	r0, [pc, #72]	@ (800aba0 <MX_USB_DEVICE_Init+0x54>)
 800ab56:	f7fe ff2a 	bl	80099ae <USBD_Init>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d001      	beq.n	800ab64 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ab60:	f7f7 fcf0 	bl	8002544 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ab64:	490f      	ldr	r1, [pc, #60]	@ (800aba4 <MX_USB_DEVICE_Init+0x58>)
 800ab66:	480e      	ldr	r0, [pc, #56]	@ (800aba0 <MX_USB_DEVICE_Init+0x54>)
 800ab68:	f7fe ff4c 	bl	8009a04 <USBD_RegisterClass>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d001      	beq.n	800ab76 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ab72:	f7f7 fce7 	bl	8002544 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ab76:	490c      	ldr	r1, [pc, #48]	@ (800aba8 <MX_USB_DEVICE_Init+0x5c>)
 800ab78:	4809      	ldr	r0, [pc, #36]	@ (800aba0 <MX_USB_DEVICE_Init+0x54>)
 800ab7a:	f7fe fe7d 	bl	8009878 <USBD_CDC_RegisterInterface>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ab84:	f7f7 fcde 	bl	8002544 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ab88:	4805      	ldr	r0, [pc, #20]	@ (800aba0 <MX_USB_DEVICE_Init+0x54>)
 800ab8a:	f7fe ff54 	bl	8009a36 <USBD_Start>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ab94:	f7f7 fcd6 	bl	8002544 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ab98:	bf00      	nop
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	2000018c 	.word	0x2000018c
 800aba0:	200004f4 	.word	0x200004f4
 800aba4:	20000078 	.word	0x20000078
 800aba8:	2000017c 	.word	0x2000017c

0800abac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800abb0:	2200      	movs	r2, #0
 800abb2:	4907      	ldr	r1, [pc, #28]	@ (800abd0 <CDC_Init_FS+0x24>)
 800abb4:	4807      	ldr	r0, [pc, #28]	@ (800abd4 <CDC_Init_FS+0x28>)
 800abb6:	f7fe fe75 	bl	80098a4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800abba:	4907      	ldr	r1, [pc, #28]	@ (800abd8 <CDC_Init_FS+0x2c>)
 800abbc:	4805      	ldr	r0, [pc, #20]	@ (800abd4 <CDC_Init_FS+0x28>)
 800abbe:	f7fe fe8a 	bl	80098d6 <USBD_CDC_SetRxBuffer>

	// >>> HIER: ersten Empfang starten (OUT Endpoint "armen") <<<
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abc2:	4804      	ldr	r0, [pc, #16]	@ (800abd4 <CDC_Init_FS+0x28>)
 800abc4:	f7fe fec9 	bl	800995a <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800abc8:	2300      	movs	r3, #0
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
  return (USBD_OK);
  */
  /* USER CODE END 3 */
}
 800abca:	4618      	mov	r0, r3
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	20000fc0 	.word	0x20000fc0
 800abd4:	200004f4 	.word	0x200004f4
 800abd8:	20000bc0 	.word	0x20000bc0

0800abdc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800abdc:	b480      	push	{r7}
 800abde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800abe0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bc80      	pop	{r7}
 800abe8:	4770      	bx	lr
	...

0800abec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	4603      	mov	r3, r0
 800abf4:	6039      	str	r1, [r7, #0]
 800abf6:	71fb      	strb	r3, [r7, #7]
 800abf8:	4613      	mov	r3, r2
 800abfa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800abfc:	79fb      	ldrb	r3, [r7, #7]
 800abfe:	2b23      	cmp	r3, #35	@ 0x23
 800ac00:	d84a      	bhi.n	800ac98 <CDC_Control_FS+0xac>
 800ac02:	a201      	add	r2, pc, #4	@ (adr r2, 800ac08 <CDC_Control_FS+0x1c>)
 800ac04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac08:	0800ac99 	.word	0x0800ac99
 800ac0c:	0800ac99 	.word	0x0800ac99
 800ac10:	0800ac99 	.word	0x0800ac99
 800ac14:	0800ac99 	.word	0x0800ac99
 800ac18:	0800ac99 	.word	0x0800ac99
 800ac1c:	0800ac99 	.word	0x0800ac99
 800ac20:	0800ac99 	.word	0x0800ac99
 800ac24:	0800ac99 	.word	0x0800ac99
 800ac28:	0800ac99 	.word	0x0800ac99
 800ac2c:	0800ac99 	.word	0x0800ac99
 800ac30:	0800ac99 	.word	0x0800ac99
 800ac34:	0800ac99 	.word	0x0800ac99
 800ac38:	0800ac99 	.word	0x0800ac99
 800ac3c:	0800ac99 	.word	0x0800ac99
 800ac40:	0800ac99 	.word	0x0800ac99
 800ac44:	0800ac99 	.word	0x0800ac99
 800ac48:	0800ac99 	.word	0x0800ac99
 800ac4c:	0800ac99 	.word	0x0800ac99
 800ac50:	0800ac99 	.word	0x0800ac99
 800ac54:	0800ac99 	.word	0x0800ac99
 800ac58:	0800ac99 	.word	0x0800ac99
 800ac5c:	0800ac99 	.word	0x0800ac99
 800ac60:	0800ac99 	.word	0x0800ac99
 800ac64:	0800ac99 	.word	0x0800ac99
 800ac68:	0800ac99 	.word	0x0800ac99
 800ac6c:	0800ac99 	.word	0x0800ac99
 800ac70:	0800ac99 	.word	0x0800ac99
 800ac74:	0800ac99 	.word	0x0800ac99
 800ac78:	0800ac99 	.word	0x0800ac99
 800ac7c:	0800ac99 	.word	0x0800ac99
 800ac80:	0800ac99 	.word	0x0800ac99
 800ac84:	0800ac99 	.word	0x0800ac99
 800ac88:	0800ac99 	.word	0x0800ac99
 800ac8c:	0800ac99 	.word	0x0800ac99
 800ac90:	0800ac99 	.word	0x0800ac99
 800ac94:	0800ac99 	.word	0x0800ac99
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ac98:	bf00      	nop
  }

  return (USBD_OK);
 800ac9a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bc80      	pop	{r7}
 800aca4:	4770      	bx	lr
 800aca6:	bf00      	nop

0800aca8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b084      	sub	sp, #16
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	uint32_t n = *Len;
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	60fb      	str	r3, [r7, #12]
	if (n > sizeof(usb_rx_data)) n = sizeof(usb_rx_data);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acbe:	d902      	bls.n	800acc6 <CDC_Receive_FS+0x1e>
 800acc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acc4:	60fb      	str	r3, [r7, #12]

	// wenn main noch nicht abgeholt hat: droppen oder z√§hlen
	if (usb_rx_ready) {
 800acc6:	4b0e      	ldr	r3, [pc, #56]	@ (800ad00 <CDC_Receive_FS+0x58>)
 800acc8:	781b      	ldrb	r3, [r3, #0]
 800acca:	b2db      	uxtb	r3, r3
 800accc:	2b00      	cmp	r3, #0
 800acce:	d004      	beq.n	800acda <CDC_Receive_FS+0x32>
		// drop counter optional
		// usb_drop_cnt++;
		// Trotzdem: Endpoint wieder "armen", sonst RX h√§ngt!
		USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800acd0:	480c      	ldr	r0, [pc, #48]	@ (800ad04 <CDC_Receive_FS+0x5c>)
 800acd2:	f7fe fe42 	bl	800995a <USBD_CDC_ReceivePacket>
		return (USBD_OK);
 800acd6:	2300      	movs	r3, #0
 800acd8:	e00e      	b.n	800acf8 <CDC_Receive_FS+0x50>
	}

	memcpy(usb_rx_data, Buf, n);
 800acda:	68fa      	ldr	r2, [r7, #12]
 800acdc:	6879      	ldr	r1, [r7, #4]
 800acde:	480a      	ldr	r0, [pc, #40]	@ (800ad08 <CDC_Receive_FS+0x60>)
 800ace0:	f000 fd48 	bl	800b774 <memcpy>
	usb_rx_len = n;
 800ace4:	4a09      	ldr	r2, [pc, #36]	@ (800ad0c <CDC_Receive_FS+0x64>)
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	6013      	str	r3, [r2, #0]
	usb_rx_ready = 1;
 800acea:	4b05      	ldr	r3, [pc, #20]	@ (800ad00 <CDC_Receive_FS+0x58>)
 800acec:	2201      	movs	r2, #1
 800acee:	701a      	strb	r2, [r3, #0]

	// WICHTIG: sofort wieder "armen"
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800acf0:	4804      	ldr	r0, [pc, #16]	@ (800ad04 <CDC_Receive_FS+0x5c>)
 800acf2:	f7fe fe32 	bl	800995a <USBD_CDC_ReceivePacket>
	return (USBD_OK);
 800acf6:	2300      	movs	r3, #0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  return (USBD_OK);
  */
  /* USER CODE END 6 */
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	200007b8 	.word	0x200007b8
 800ad04:	200004f4 	.word	0x200004f4
 800ad08:	200007c0 	.word	0x200007c0
 800ad0c:	200007bc 	.word	0x200007bc

0800ad10 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b084      	sub	sp, #16
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	460b      	mov	r3, r1
 800ad1a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ad20:	4b0d      	ldr	r3, [pc, #52]	@ (800ad58 <CDC_Transmit_FS+0x48>)
 800ad22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad26:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d001      	beq.n	800ad36 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ad32:	2301      	movs	r3, #1
 800ad34:	e00b      	b.n	800ad4e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ad36:	887b      	ldrh	r3, [r7, #2]
 800ad38:	461a      	mov	r2, r3
 800ad3a:	6879      	ldr	r1, [r7, #4]
 800ad3c:	4806      	ldr	r0, [pc, #24]	@ (800ad58 <CDC_Transmit_FS+0x48>)
 800ad3e:	f7fe fdb1 	bl	80098a4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ad42:	4805      	ldr	r0, [pc, #20]	@ (800ad58 <CDC_Transmit_FS+0x48>)
 800ad44:	f7fe fdda 	bl	80098fc <USBD_CDC_TransmitPacket>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ad4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	200004f4 	.word	0x200004f4

0800ad5c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	4603      	mov	r3, r0
 800ad64:	6039      	str	r1, [r7, #0]
 800ad66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	2212      	movs	r2, #18
 800ad6c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ad6e:	4b03      	ldr	r3, [pc, #12]	@ (800ad7c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	370c      	adds	r7, #12
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bc80      	pop	{r7}
 800ad78:	4770      	bx	lr
 800ad7a:	bf00      	nop
 800ad7c:	200001a8 	.word	0x200001a8

0800ad80 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	4603      	mov	r3, r0
 800ad88:	6039      	str	r1, [r7, #0]
 800ad8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2204      	movs	r2, #4
 800ad90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ad92:	4b03      	ldr	r3, [pc, #12]	@ (800ada0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	370c      	adds	r7, #12
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bc80      	pop	{r7}
 800ad9c:	4770      	bx	lr
 800ad9e:	bf00      	nop
 800ada0:	200001bc 	.word	0x200001bc

0800ada4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	4603      	mov	r3, r0
 800adac:	6039      	str	r1, [r7, #0]
 800adae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800adb0:	79fb      	ldrb	r3, [r7, #7]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d105      	bne.n	800adc2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800adb6:	683a      	ldr	r2, [r7, #0]
 800adb8:	4907      	ldr	r1, [pc, #28]	@ (800add8 <USBD_FS_ProductStrDescriptor+0x34>)
 800adba:	4808      	ldr	r0, [pc, #32]	@ (800addc <USBD_FS_ProductStrDescriptor+0x38>)
 800adbc:	f7ff fde9 	bl	800a992 <USBD_GetString>
 800adc0:	e004      	b.n	800adcc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800adc2:	683a      	ldr	r2, [r7, #0]
 800adc4:	4904      	ldr	r1, [pc, #16]	@ (800add8 <USBD_FS_ProductStrDescriptor+0x34>)
 800adc6:	4805      	ldr	r0, [pc, #20]	@ (800addc <USBD_FS_ProductStrDescriptor+0x38>)
 800adc8:	f7ff fde3 	bl	800a992 <USBD_GetString>
  }
  return USBD_StrDesc;
 800adcc:	4b02      	ldr	r3, [pc, #8]	@ (800add8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800adce:	4618      	mov	r0, r3
 800add0:	3708      	adds	r7, #8
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	200013c0 	.word	0x200013c0
 800addc:	0800b86c 	.word	0x0800b86c

0800ade0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	4603      	mov	r3, r0
 800ade8:	6039      	str	r1, [r7, #0]
 800adea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800adec:	683a      	ldr	r2, [r7, #0]
 800adee:	4904      	ldr	r1, [pc, #16]	@ (800ae00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800adf0:	4804      	ldr	r0, [pc, #16]	@ (800ae04 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800adf2:	f7ff fdce 	bl	800a992 <USBD_GetString>
  return USBD_StrDesc;
 800adf6:	4b02      	ldr	r3, [pc, #8]	@ (800ae00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3708      	adds	r7, #8
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}
 800ae00:	200013c0 	.word	0x200013c0
 800ae04:	0800b884 	.word	0x0800b884

0800ae08 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b082      	sub	sp, #8
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	4603      	mov	r3, r0
 800ae10:	6039      	str	r1, [r7, #0]
 800ae12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	221a      	movs	r2, #26
 800ae18:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ae1a:	f000 f843 	bl	800aea4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ae1e:	4b02      	ldr	r3, [pc, #8]	@ (800ae28 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3708      	adds	r7, #8
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}
 800ae28:	200001c0 	.word	0x200001c0

0800ae2c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b082      	sub	sp, #8
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	4603      	mov	r3, r0
 800ae34:	6039      	str	r1, [r7, #0]
 800ae36:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ae38:	79fb      	ldrb	r3, [r7, #7]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d105      	bne.n	800ae4a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	4907      	ldr	r1, [pc, #28]	@ (800ae60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae42:	4808      	ldr	r0, [pc, #32]	@ (800ae64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae44:	f7ff fda5 	bl	800a992 <USBD_GetString>
 800ae48:	e004      	b.n	800ae54 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	4904      	ldr	r1, [pc, #16]	@ (800ae60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae4e:	4805      	ldr	r0, [pc, #20]	@ (800ae64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae50:	f7ff fd9f 	bl	800a992 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae54:	4b02      	ldr	r3, [pc, #8]	@ (800ae60 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	200013c0 	.word	0x200013c0
 800ae64:	0800b898 	.word	0x0800b898

0800ae68 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae74:	79fb      	ldrb	r3, [r7, #7]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d105      	bne.n	800ae86 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae7a:	683a      	ldr	r2, [r7, #0]
 800ae7c:	4907      	ldr	r1, [pc, #28]	@ (800ae9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae7e:	4808      	ldr	r0, [pc, #32]	@ (800aea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae80:	f7ff fd87 	bl	800a992 <USBD_GetString>
 800ae84:	e004      	b.n	800ae90 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae86:	683a      	ldr	r2, [r7, #0]
 800ae88:	4904      	ldr	r1, [pc, #16]	@ (800ae9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae8a:	4805      	ldr	r0, [pc, #20]	@ (800aea0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae8c:	f7ff fd81 	bl	800a992 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae90:	4b02      	ldr	r3, [pc, #8]	@ (800ae9c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3708      	adds	r7, #8
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}
 800ae9a:	bf00      	nop
 800ae9c:	200013c0 	.word	0x200013c0
 800aea0:	0800b8a4 	.word	0x0800b8a4

0800aea4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b082      	sub	sp, #8
 800aea8:	af00      	add	r7, sp, #0
	uint32_t deviceserial0 = HAL_GetUIDw0();
 800aeaa:	f7f7 ff8f 	bl	8002dcc <HAL_GetUIDw0>
 800aeae:	6078      	str	r0, [r7, #4]
	uint32_t deviceserial1 = HAL_GetUIDw1();
 800aeb0:	f7f7 ff96 	bl	8002de0 <HAL_GetUIDw1>
 800aeb4:	6038      	str	r0, [r7, #0]

	IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800aeb6:	2208      	movs	r2, #8
 800aeb8:	4906      	ldr	r1, [pc, #24]	@ (800aed4 <Get_SerialNum+0x30>)
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 f80e 	bl	800aedc <IntToUnicode>
	IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800aec0:	2204      	movs	r2, #4
 800aec2:	4905      	ldr	r1, [pc, #20]	@ (800aed8 <Get_SerialNum+0x34>)
 800aec4:	6838      	ldr	r0, [r7, #0]
 800aec6:	f000 f809 	bl	800aedc <IntToUnicode>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
  }
  */
}
 800aeca:	bf00      	nop
 800aecc:	3708      	adds	r7, #8
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop
 800aed4:	200001c2 	.word	0x200001c2
 800aed8:	200001d2 	.word	0x200001d2

0800aedc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aedc:	b480      	push	{r7}
 800aede:	b087      	sub	sp, #28
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	4613      	mov	r3, r2
 800aee8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aeea:	2300      	movs	r3, #0
 800aeec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aeee:	2300      	movs	r3, #0
 800aef0:	75fb      	strb	r3, [r7, #23]
 800aef2:	e027      	b.n	800af44 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	0f1b      	lsrs	r3, r3, #28
 800aef8:	2b09      	cmp	r3, #9
 800aefa:	d80b      	bhi.n	800af14 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	0f1b      	lsrs	r3, r3, #28
 800af00:	b2da      	uxtb	r2, r3
 800af02:	7dfb      	ldrb	r3, [r7, #23]
 800af04:	005b      	lsls	r3, r3, #1
 800af06:	4619      	mov	r1, r3
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	440b      	add	r3, r1
 800af0c:	3230      	adds	r2, #48	@ 0x30
 800af0e:	b2d2      	uxtb	r2, r2
 800af10:	701a      	strb	r2, [r3, #0]
 800af12:	e00a      	b.n	800af2a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	0f1b      	lsrs	r3, r3, #28
 800af18:	b2da      	uxtb	r2, r3
 800af1a:	7dfb      	ldrb	r3, [r7, #23]
 800af1c:	005b      	lsls	r3, r3, #1
 800af1e:	4619      	mov	r1, r3
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	440b      	add	r3, r1
 800af24:	3237      	adds	r2, #55	@ 0x37
 800af26:	b2d2      	uxtb	r2, r2
 800af28:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	011b      	lsls	r3, r3, #4
 800af2e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800af30:	7dfb      	ldrb	r3, [r7, #23]
 800af32:	005b      	lsls	r3, r3, #1
 800af34:	3301      	adds	r3, #1
 800af36:	68ba      	ldr	r2, [r7, #8]
 800af38:	4413      	add	r3, r2
 800af3a:	2200      	movs	r2, #0
 800af3c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800af3e:	7dfb      	ldrb	r3, [r7, #23]
 800af40:	3301      	adds	r3, #1
 800af42:	75fb      	strb	r3, [r7, #23]
 800af44:	7dfa      	ldrb	r2, [r7, #23]
 800af46:	79fb      	ldrb	r3, [r7, #7]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d3d3      	bcc.n	800aef4 <IntToUnicode+0x18>
  }
}
 800af4c:	bf00      	nop
 800af4e:	bf00      	nop
 800af50:	371c      	adds	r7, #28
 800af52:	46bd      	mov	sp, r7
 800af54:	bc80      	pop	{r7}
 800af56:	4770      	bx	lr

0800af58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b08a      	sub	sp, #40	@ 0x28
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af60:	f107 0314 	add.w	r3, r7, #20
 800af64:	2200      	movs	r2, #0
 800af66:	601a      	str	r2, [r3, #0]
 800af68:	605a      	str	r2, [r3, #4]
 800af6a:	609a      	str	r2, [r3, #8]
 800af6c:	60da      	str	r2, [r3, #12]
 800af6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af78:	d147      	bne.n	800b00a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af7a:	2300      	movs	r3, #0
 800af7c:	613b      	str	r3, [r7, #16]
 800af7e:	4b25      	ldr	r3, [pc, #148]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800af80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af82:	4a24      	ldr	r2, [pc, #144]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800af84:	f043 0301 	orr.w	r3, r3, #1
 800af88:	6313      	str	r3, [r2, #48]	@ 0x30
 800af8a:	4b22      	ldr	r3, [pc, #136]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800af8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af8e:	f003 0301 	and.w	r3, r3, #1
 800af92:	613b      	str	r3, [r7, #16]
 800af94:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800af96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800af9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800af9c:	2300      	movs	r3, #0
 800af9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afa0:	2300      	movs	r3, #0
 800afa2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afa4:	f107 0314 	add.w	r3, r7, #20
 800afa8:	4619      	mov	r1, r3
 800afaa:	481b      	ldr	r0, [pc, #108]	@ (800b018 <HAL_PCD_MspInit+0xc0>)
 800afac:	f7f9 f926 	bl	80041fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800afb0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800afb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800afb6:	2302      	movs	r3, #2
 800afb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afba:	2300      	movs	r3, #0
 800afbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800afbe:	2303      	movs	r3, #3
 800afc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800afc2:	230a      	movs	r3, #10
 800afc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afc6:	f107 0314 	add.w	r3, r7, #20
 800afca:	4619      	mov	r1, r3
 800afcc:	4812      	ldr	r0, [pc, #72]	@ (800b018 <HAL_PCD_MspInit+0xc0>)
 800afce:	f7f9 f915 	bl	80041fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800afd2:	4b10      	ldr	r3, [pc, #64]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800afd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afd6:	4a0f      	ldr	r2, [pc, #60]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800afd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afdc:	6353      	str	r3, [r2, #52]	@ 0x34
 800afde:	2300      	movs	r3, #0
 800afe0:	60fb      	str	r3, [r7, #12]
 800afe2:	4b0c      	ldr	r3, [pc, #48]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800afe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afe6:	4a0b      	ldr	r2, [pc, #44]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800afe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800afec:	6453      	str	r3, [r2, #68]	@ 0x44
 800afee:	4b09      	ldr	r3, [pc, #36]	@ (800b014 <HAL_PCD_MspInit+0xbc>)
 800aff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aff6:	60fb      	str	r3, [r7, #12]
 800aff8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800affa:	2200      	movs	r2, #0
 800affc:	2100      	movs	r1, #0
 800affe:	2043      	movs	r0, #67	@ 0x43
 800b000:	f7f9 f8c5 	bl	800418e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b004:	2043      	movs	r0, #67	@ 0x43
 800b006:	f7f9 f8de 	bl	80041c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b00a:	bf00      	nop
 800b00c:	3728      	adds	r7, #40	@ 0x28
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	40023800 	.word	0x40023800
 800b018:	40020000 	.word	0x40020000

0800b01c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b030:	4619      	mov	r1, r3
 800b032:	4610      	mov	r0, r2
 800b034:	f7fe fd47 	bl	8009ac6 <USBD_LL_SetupStage>
}
 800b038:	bf00      	nop
 800b03a:	3708      	adds	r7, #8
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	460b      	mov	r3, r1
 800b04a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800b052:	78fa      	ldrb	r2, [r7, #3]
 800b054:	6879      	ldr	r1, [r7, #4]
 800b056:	4613      	mov	r3, r2
 800b058:	00db      	lsls	r3, r3, #3
 800b05a:	4413      	add	r3, r2
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	440b      	add	r3, r1
 800b060:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	78fb      	ldrb	r3, [r7, #3]
 800b068:	4619      	mov	r1, r3
 800b06a:	f7fe fd79 	bl	8009b60 <USBD_LL_DataOutStage>
}
 800b06e:	bf00      	nop
 800b070:	3708      	adds	r7, #8
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b082      	sub	sp, #8
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
 800b07e:	460b      	mov	r3, r1
 800b080:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800b088:	78fa      	ldrb	r2, [r7, #3]
 800b08a:	6879      	ldr	r1, [r7, #4]
 800b08c:	4613      	mov	r3, r2
 800b08e:	00db      	lsls	r3, r3, #3
 800b090:	4413      	add	r3, r2
 800b092:	009b      	lsls	r3, r3, #2
 800b094:	440b      	add	r3, r1
 800b096:	3320      	adds	r3, #32
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	78fb      	ldrb	r3, [r7, #3]
 800b09c:	4619      	mov	r1, r3
 800b09e:	f7fe fdd0 	bl	8009c42 <USBD_LL_DataInStage>
}
 800b0a2:	bf00      	nop
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}

0800b0aa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	b082      	sub	sp, #8
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7fe fee0 	bl	8009e7e <USBD_LL_SOF>
}
 800b0be:	bf00      	nop
 800b0c0:	3708      	adds	r7, #8
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0c6:	b580      	push	{r7, lr}
 800b0c8:	b084      	sub	sp, #16
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	79db      	ldrb	r3, [r3, #7]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d102      	bne.n	800b0e0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	73fb      	strb	r3, [r7, #15]
 800b0de:	e008      	b.n	800b0f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	79db      	ldrb	r3, [r3, #7]
 800b0e4:	2b02      	cmp	r3, #2
 800b0e6:	d102      	bne.n	800b0ee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	73fb      	strb	r3, [r7, #15]
 800b0ec:	e001      	b.n	800b0f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b0ee:	f7f7 fa29 	bl	8002544 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b0f8:	7bfa      	ldrb	r2, [r7, #15]
 800b0fa:	4611      	mov	r1, r2
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7fe fe86 	bl	8009e0e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b108:	4618      	mov	r0, r3
 800b10a:	f7fe fe3f 	bl	8009d8c <USBD_LL_Reset>
}
 800b10e:	bf00      	nop
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
	...

0800b118 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b082      	sub	sp, #8
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b126:	4618      	mov	r0, r3
 800b128:	f7fe fe80 	bl	8009e2c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	6812      	ldr	r2, [r2, #0]
 800b13a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b13e:	f043 0301 	orr.w	r3, r3, #1
 800b142:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	7adb      	ldrb	r3, [r3, #11]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d005      	beq.n	800b158 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b14c:	4b04      	ldr	r3, [pc, #16]	@ (800b160 <HAL_PCD_SuspendCallback+0x48>)
 800b14e:	691b      	ldr	r3, [r3, #16]
 800b150:	4a03      	ldr	r2, [pc, #12]	@ (800b160 <HAL_PCD_SuspendCallback+0x48>)
 800b152:	f043 0306 	orr.w	r3, r3, #6
 800b156:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b158:	bf00      	nop
 800b15a:	3708      	adds	r7, #8
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}
 800b160:	e000ed00 	.word	0xe000ed00

0800b164 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b082      	sub	sp, #8
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b172:	4618      	mov	r0, r3
 800b174:	f7fe fe6e 	bl	8009e54 <USBD_LL_Resume>
}
 800b178:	bf00      	nop
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b082      	sub	sp, #8
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	460b      	mov	r3, r1
 800b18a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b192:	78fa      	ldrb	r2, [r7, #3]
 800b194:	4611      	mov	r1, r2
 800b196:	4618      	mov	r0, r3
 800b198:	f7fe fe97 	bl	8009eca <USBD_LL_IsoOUTIncomplete>
}
 800b19c:	bf00      	nop
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b082      	sub	sp, #8
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1b6:	78fa      	ldrb	r2, [r7, #3]
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7fe fe79 	bl	8009eb2 <USBD_LL_IsoINIncomplete>
}
 800b1c0:	bf00      	nop
 800b1c2:	3708      	adds	r7, #8
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7fe fe83 	bl	8009ee2 <USBD_LL_DevConnected>
}
 800b1dc:	bf00      	nop
 800b1de:	3708      	adds	r7, #8
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b082      	sub	sp, #8
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7fe fe7f 	bl	8009ef6 <USBD_LL_DevDisconnected>
}
 800b1f8:	bf00      	nop
 800b1fa:	3708      	adds	r7, #8
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b082      	sub	sp, #8
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d139      	bne.n	800b284 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b210:	4a1f      	ldr	r2, [pc, #124]	@ (800b290 <USBD_LL_Init+0x90>)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a1d      	ldr	r2, [pc, #116]	@ (800b290 <USBD_LL_Init+0x90>)
 800b21c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b220:	4b1b      	ldr	r3, [pc, #108]	@ (800b290 <USBD_LL_Init+0x90>)
 800b222:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b226:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b228:	4b19      	ldr	r3, [pc, #100]	@ (800b290 <USBD_LL_Init+0x90>)
 800b22a:	2204      	movs	r2, #4
 800b22c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b22e:	4b18      	ldr	r3, [pc, #96]	@ (800b290 <USBD_LL_Init+0x90>)
 800b230:	2202      	movs	r2, #2
 800b232:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b234:	4b16      	ldr	r3, [pc, #88]	@ (800b290 <USBD_LL_Init+0x90>)
 800b236:	2200      	movs	r2, #0
 800b238:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b23a:	4b15      	ldr	r3, [pc, #84]	@ (800b290 <USBD_LL_Init+0x90>)
 800b23c:	2202      	movs	r2, #2
 800b23e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b240:	4b13      	ldr	r3, [pc, #76]	@ (800b290 <USBD_LL_Init+0x90>)
 800b242:	2200      	movs	r2, #0
 800b244:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b246:	4b12      	ldr	r3, [pc, #72]	@ (800b290 <USBD_LL_Init+0x90>)
 800b248:	2200      	movs	r2, #0
 800b24a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b24c:	4b10      	ldr	r3, [pc, #64]	@ (800b290 <USBD_LL_Init+0x90>)
 800b24e:	2200      	movs	r2, #0
 800b250:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b252:	4b0f      	ldr	r3, [pc, #60]	@ (800b290 <USBD_LL_Init+0x90>)
 800b254:	2200      	movs	r2, #0
 800b256:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b258:	480d      	ldr	r0, [pc, #52]	@ (800b290 <USBD_LL_Init+0x90>)
 800b25a:	f7f9 f99e 	bl	800459a <HAL_PCD_Init>
 800b25e:	4603      	mov	r3, r0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d001      	beq.n	800b268 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b264:	f7f7 f96e 	bl	8002544 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b268:	2180      	movs	r1, #128	@ 0x80
 800b26a:	4809      	ldr	r0, [pc, #36]	@ (800b290 <USBD_LL_Init+0x90>)
 800b26c:	f7fa fba6 	bl	80059bc <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b270:	2240      	movs	r2, #64	@ 0x40
 800b272:	2100      	movs	r1, #0
 800b274:	4806      	ldr	r0, [pc, #24]	@ (800b290 <USBD_LL_Init+0x90>)
 800b276:	f7fa fb5b 	bl	8005930 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b27a:	2280      	movs	r2, #128	@ 0x80
 800b27c:	2101      	movs	r1, #1
 800b27e:	4804      	ldr	r0, [pc, #16]	@ (800b290 <USBD_LL_Init+0x90>)
 800b280:	f7fa fb56 	bl	8005930 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	200015c0 	.word	0x200015c0

0800b294 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b084      	sub	sp, #16
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b29c:	2300      	movs	r3, #0
 800b29e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7f9 fa84 	bl	80047b8 <HAL_PCD_Start>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2b4:	7bfb      	ldrb	r3, [r7, #15]
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f000 f92e 	bl	800b518 <USBD_Get_USB_Status>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}

0800b2ca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b2ca:	b580      	push	{r7, lr}
 800b2cc:	b084      	sub	sp, #16
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	6078      	str	r0, [r7, #4]
 800b2d2:	4608      	mov	r0, r1
 800b2d4:	4611      	mov	r1, r2
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	4603      	mov	r3, r0
 800b2da:	70fb      	strb	r3, [r7, #3]
 800b2dc:	460b      	mov	r3, r1
 800b2de:	70bb      	strb	r3, [r7, #2]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b2f2:	78bb      	ldrb	r3, [r7, #2]
 800b2f4:	883a      	ldrh	r2, [r7, #0]
 800b2f6:	78f9      	ldrb	r1, [r7, #3]
 800b2f8:	f7f9 ff37 	bl	800516a <HAL_PCD_EP_Open>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b300:	7bfb      	ldrb	r3, [r7, #15]
 800b302:	4618      	mov	r0, r3
 800b304:	f000 f908 	bl	800b518 <USBD_Get_USB_Status>
 800b308:	4603      	mov	r3, r0
 800b30a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b30c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3710      	adds	r7, #16
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}

0800b316 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b316:	b580      	push	{r7, lr}
 800b318:	b084      	sub	sp, #16
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
 800b31e:	460b      	mov	r3, r1
 800b320:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b322:	2300      	movs	r3, #0
 800b324:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b330:	78fa      	ldrb	r2, [r7, #3]
 800b332:	4611      	mov	r1, r2
 800b334:	4618      	mov	r0, r3
 800b336:	f7f9 ff80 	bl	800523a <HAL_PCD_EP_Close>
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b33e:	7bfb      	ldrb	r3, [r7, #15]
 800b340:	4618      	mov	r0, r3
 800b342:	f000 f8e9 	bl	800b518 <USBD_Get_USB_Status>
 800b346:	4603      	mov	r3, r0
 800b348:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b34a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	460b      	mov	r3, r1
 800b35e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b360:	2300      	movs	r3, #0
 800b362:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b36e:	78fa      	ldrb	r2, [r7, #3]
 800b370:	4611      	mov	r1, r2
 800b372:	4618      	mov	r0, r3
 800b374:	f7fa f837 	bl	80053e6 <HAL_PCD_EP_SetStall>
 800b378:	4603      	mov	r3, r0
 800b37a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	4618      	mov	r0, r3
 800b380:	f000 f8ca 	bl	800b518 <USBD_Get_USB_Status>
 800b384:	4603      	mov	r3, r0
 800b386:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b388:	7bbb      	ldrb	r3, [r7, #14]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3710      	adds	r7, #16
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b084      	sub	sp, #16
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b3ac:	78fa      	ldrb	r2, [r7, #3]
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7fa f87b 	bl	80054ac <HAL_PCD_EP_ClrStall>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f000 f8ab 	bl	800b518 <USBD_Get_USB_Status>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b085      	sub	sp, #20
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b3e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b3e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	da0b      	bge.n	800b404 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b3ec:	78fb      	ldrb	r3, [r7, #3]
 800b3ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b3f2:	68f9      	ldr	r1, [r7, #12]
 800b3f4:	4613      	mov	r3, r2
 800b3f6:	00db      	lsls	r3, r3, #3
 800b3f8:	4413      	add	r3, r2
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	440b      	add	r3, r1
 800b3fe:	3316      	adds	r3, #22
 800b400:	781b      	ldrb	r3, [r3, #0]
 800b402:	e00b      	b.n	800b41c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b404:	78fb      	ldrb	r3, [r7, #3]
 800b406:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b40a:	68f9      	ldr	r1, [r7, #12]
 800b40c:	4613      	mov	r3, r2
 800b40e:	00db      	lsls	r3, r3, #3
 800b410:	4413      	add	r3, r2
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	440b      	add	r3, r1
 800b416:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b41a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3714      	adds	r7, #20
 800b420:	46bd      	mov	sp, r7
 800b422:	bc80      	pop	{r7}
 800b424:	4770      	bx	lr

0800b426 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b084      	sub	sp, #16
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
 800b42e:	460b      	mov	r3, r1
 800b430:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b436:	2300      	movs	r3, #0
 800b438:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b440:	78fa      	ldrb	r2, [r7, #3]
 800b442:	4611      	mov	r1, r2
 800b444:	4618      	mov	r0, r3
 800b446:	f7f9 fe6c 	bl	8005122 <HAL_PCD_SetAddress>
 800b44a:	4603      	mov	r3, r0
 800b44c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
 800b450:	4618      	mov	r0, r3
 800b452:	f000 f861 	bl	800b518 <USBD_Get_USB_Status>
 800b456:	4603      	mov	r3, r0
 800b458:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b45a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b086      	sub	sp, #24
 800b468:	af00      	add	r7, sp, #0
 800b46a:	60f8      	str	r0, [r7, #12]
 800b46c:	607a      	str	r2, [r7, #4]
 800b46e:	461a      	mov	r2, r3
 800b470:	460b      	mov	r3, r1
 800b472:	72fb      	strb	r3, [r7, #11]
 800b474:	4613      	mov	r3, r2
 800b476:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b478:	2300      	movs	r3, #0
 800b47a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b47c:	2300      	movs	r3, #0
 800b47e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b486:	893b      	ldrh	r3, [r7, #8]
 800b488:	7af9      	ldrb	r1, [r7, #11]
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	f7f9 ff71 	bl	8005372 <HAL_PCD_EP_Transmit>
 800b490:	4603      	mov	r3, r0
 800b492:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b494:	7dfb      	ldrb	r3, [r7, #23]
 800b496:	4618      	mov	r0, r3
 800b498:	f000 f83e 	bl	800b518 <USBD_Get_USB_Status>
 800b49c:	4603      	mov	r3, r0
 800b49e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b4a0:	7dbb      	ldrb	r3, [r7, #22]
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3718      	adds	r7, #24
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}

0800b4aa <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b086      	sub	sp, #24
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	60f8      	str	r0, [r7, #12]
 800b4b2:	607a      	str	r2, [r7, #4]
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	72fb      	strb	r3, [r7, #11]
 800b4ba:	4613      	mov	r3, r2
 800b4bc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4cc:	893b      	ldrh	r3, [r7, #8]
 800b4ce:	7af9      	ldrb	r1, [r7, #11]
 800b4d0:	687a      	ldr	r2, [r7, #4]
 800b4d2:	f7f9 fefc 	bl	80052ce <HAL_PCD_EP_Receive>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4da:	7dfb      	ldrb	r3, [r7, #23]
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f000 f81b 	bl	800b518 <USBD_Get_USB_Status>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b4e6:	7dbb      	ldrb	r3, [r7, #22]
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3718      	adds	r7, #24
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b502:	78fa      	ldrb	r2, [r7, #3]
 800b504:	4611      	mov	r1, r2
 800b506:	4618      	mov	r0, r3
 800b508:	f7f9 ff1c 	bl	8005344 <HAL_PCD_EP_GetRxCount>
 800b50c:	4603      	mov	r3, r0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
	...

0800b518 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	4603      	mov	r3, r0
 800b520:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b522:	2300      	movs	r3, #0
 800b524:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b526:	79fb      	ldrb	r3, [r7, #7]
 800b528:	2b03      	cmp	r3, #3
 800b52a:	d817      	bhi.n	800b55c <USBD_Get_USB_Status+0x44>
 800b52c:	a201      	add	r2, pc, #4	@ (adr r2, 800b534 <USBD_Get_USB_Status+0x1c>)
 800b52e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b532:	bf00      	nop
 800b534:	0800b545 	.word	0x0800b545
 800b538:	0800b54b 	.word	0x0800b54b
 800b53c:	0800b551 	.word	0x0800b551
 800b540:	0800b557 	.word	0x0800b557
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	73fb      	strb	r3, [r7, #15]
    break;
 800b548:	e00b      	b.n	800b562 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b54a:	2302      	movs	r3, #2
 800b54c:	73fb      	strb	r3, [r7, #15]
    break;
 800b54e:	e008      	b.n	800b562 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b550:	2301      	movs	r3, #1
 800b552:	73fb      	strb	r3, [r7, #15]
    break;
 800b554:	e005      	b.n	800b562 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b556:	2302      	movs	r3, #2
 800b558:	73fb      	strb	r3, [r7, #15]
    break;
 800b55a:	e002      	b.n	800b562 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b55c:	2302      	movs	r3, #2
 800b55e:	73fb      	strb	r3, [r7, #15]
    break;
 800b560:	bf00      	nop
  }
  return usb_status;
 800b562:	7bfb      	ldrb	r3, [r7, #15]
}
 800b564:	4618      	mov	r0, r3
 800b566:	3714      	adds	r7, #20
 800b568:	46bd      	mov	sp, r7
 800b56a:	bc80      	pop	{r7}
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop

0800b570 <malloc>:
 800b570:	4b02      	ldr	r3, [pc, #8]	@ (800b57c <malloc+0xc>)
 800b572:	4601      	mov	r1, r0
 800b574:	6818      	ldr	r0, [r3, #0]
 800b576:	f000 b82d 	b.w	800b5d4 <_malloc_r>
 800b57a:	bf00      	nop
 800b57c:	200001dc 	.word	0x200001dc

0800b580 <free>:
 800b580:	4b02      	ldr	r3, [pc, #8]	@ (800b58c <free+0xc>)
 800b582:	4601      	mov	r1, r0
 800b584:	6818      	ldr	r0, [r3, #0]
 800b586:	f000 b903 	b.w	800b790 <_free_r>
 800b58a:	bf00      	nop
 800b58c:	200001dc 	.word	0x200001dc

0800b590 <sbrk_aligned>:
 800b590:	b570      	push	{r4, r5, r6, lr}
 800b592:	4e0f      	ldr	r6, [pc, #60]	@ (800b5d0 <sbrk_aligned+0x40>)
 800b594:	460c      	mov	r4, r1
 800b596:	6831      	ldr	r1, [r6, #0]
 800b598:	4605      	mov	r5, r0
 800b59a:	b911      	cbnz	r1, 800b5a2 <sbrk_aligned+0x12>
 800b59c:	f000 f8ae 	bl	800b6fc <_sbrk_r>
 800b5a0:	6030      	str	r0, [r6, #0]
 800b5a2:	4621      	mov	r1, r4
 800b5a4:	4628      	mov	r0, r5
 800b5a6:	f000 f8a9 	bl	800b6fc <_sbrk_r>
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	d103      	bne.n	800b5b6 <sbrk_aligned+0x26>
 800b5ae:	f04f 34ff 	mov.w	r4, #4294967295
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	bd70      	pop	{r4, r5, r6, pc}
 800b5b6:	1cc4      	adds	r4, r0, #3
 800b5b8:	f024 0403 	bic.w	r4, r4, #3
 800b5bc:	42a0      	cmp	r0, r4
 800b5be:	d0f8      	beq.n	800b5b2 <sbrk_aligned+0x22>
 800b5c0:	1a21      	subs	r1, r4, r0
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	f000 f89a 	bl	800b6fc <_sbrk_r>
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d1f2      	bne.n	800b5b2 <sbrk_aligned+0x22>
 800b5cc:	e7ef      	b.n	800b5ae <sbrk_aligned+0x1e>
 800b5ce:	bf00      	nop
 800b5d0:	20001a9c 	.word	0x20001a9c

0800b5d4 <_malloc_r>:
 800b5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5d8:	1ccd      	adds	r5, r1, #3
 800b5da:	f025 0503 	bic.w	r5, r5, #3
 800b5de:	3508      	adds	r5, #8
 800b5e0:	2d0c      	cmp	r5, #12
 800b5e2:	bf38      	it	cc
 800b5e4:	250c      	movcc	r5, #12
 800b5e6:	2d00      	cmp	r5, #0
 800b5e8:	4606      	mov	r6, r0
 800b5ea:	db01      	blt.n	800b5f0 <_malloc_r+0x1c>
 800b5ec:	42a9      	cmp	r1, r5
 800b5ee:	d904      	bls.n	800b5fa <_malloc_r+0x26>
 800b5f0:	230c      	movs	r3, #12
 800b5f2:	6033      	str	r3, [r6, #0]
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6d0 <_malloc_r+0xfc>
 800b5fe:	f000 f869 	bl	800b6d4 <__malloc_lock>
 800b602:	f8d8 3000 	ldr.w	r3, [r8]
 800b606:	461c      	mov	r4, r3
 800b608:	bb44      	cbnz	r4, 800b65c <_malloc_r+0x88>
 800b60a:	4629      	mov	r1, r5
 800b60c:	4630      	mov	r0, r6
 800b60e:	f7ff ffbf 	bl	800b590 <sbrk_aligned>
 800b612:	1c43      	adds	r3, r0, #1
 800b614:	4604      	mov	r4, r0
 800b616:	d158      	bne.n	800b6ca <_malloc_r+0xf6>
 800b618:	f8d8 4000 	ldr.w	r4, [r8]
 800b61c:	4627      	mov	r7, r4
 800b61e:	2f00      	cmp	r7, #0
 800b620:	d143      	bne.n	800b6aa <_malloc_r+0xd6>
 800b622:	2c00      	cmp	r4, #0
 800b624:	d04b      	beq.n	800b6be <_malloc_r+0xea>
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	4639      	mov	r1, r7
 800b62a:	4630      	mov	r0, r6
 800b62c:	eb04 0903 	add.w	r9, r4, r3
 800b630:	f000 f864 	bl	800b6fc <_sbrk_r>
 800b634:	4581      	cmp	r9, r0
 800b636:	d142      	bne.n	800b6be <_malloc_r+0xea>
 800b638:	6821      	ldr	r1, [r4, #0]
 800b63a:	4630      	mov	r0, r6
 800b63c:	1a6d      	subs	r5, r5, r1
 800b63e:	4629      	mov	r1, r5
 800b640:	f7ff ffa6 	bl	800b590 <sbrk_aligned>
 800b644:	3001      	adds	r0, #1
 800b646:	d03a      	beq.n	800b6be <_malloc_r+0xea>
 800b648:	6823      	ldr	r3, [r4, #0]
 800b64a:	442b      	add	r3, r5
 800b64c:	6023      	str	r3, [r4, #0]
 800b64e:	f8d8 3000 	ldr.w	r3, [r8]
 800b652:	685a      	ldr	r2, [r3, #4]
 800b654:	bb62      	cbnz	r2, 800b6b0 <_malloc_r+0xdc>
 800b656:	f8c8 7000 	str.w	r7, [r8]
 800b65a:	e00f      	b.n	800b67c <_malloc_r+0xa8>
 800b65c:	6822      	ldr	r2, [r4, #0]
 800b65e:	1b52      	subs	r2, r2, r5
 800b660:	d420      	bmi.n	800b6a4 <_malloc_r+0xd0>
 800b662:	2a0b      	cmp	r2, #11
 800b664:	d917      	bls.n	800b696 <_malloc_r+0xc2>
 800b666:	1961      	adds	r1, r4, r5
 800b668:	42a3      	cmp	r3, r4
 800b66a:	6025      	str	r5, [r4, #0]
 800b66c:	bf18      	it	ne
 800b66e:	6059      	strne	r1, [r3, #4]
 800b670:	6863      	ldr	r3, [r4, #4]
 800b672:	bf08      	it	eq
 800b674:	f8c8 1000 	streq.w	r1, [r8]
 800b678:	5162      	str	r2, [r4, r5]
 800b67a:	604b      	str	r3, [r1, #4]
 800b67c:	4630      	mov	r0, r6
 800b67e:	f000 f82f 	bl	800b6e0 <__malloc_unlock>
 800b682:	f104 000b 	add.w	r0, r4, #11
 800b686:	1d23      	adds	r3, r4, #4
 800b688:	f020 0007 	bic.w	r0, r0, #7
 800b68c:	1ac2      	subs	r2, r0, r3
 800b68e:	bf1c      	itt	ne
 800b690:	1a1b      	subne	r3, r3, r0
 800b692:	50a3      	strne	r3, [r4, r2]
 800b694:	e7af      	b.n	800b5f6 <_malloc_r+0x22>
 800b696:	6862      	ldr	r2, [r4, #4]
 800b698:	42a3      	cmp	r3, r4
 800b69a:	bf0c      	ite	eq
 800b69c:	f8c8 2000 	streq.w	r2, [r8]
 800b6a0:	605a      	strne	r2, [r3, #4]
 800b6a2:	e7eb      	b.n	800b67c <_malloc_r+0xa8>
 800b6a4:	4623      	mov	r3, r4
 800b6a6:	6864      	ldr	r4, [r4, #4]
 800b6a8:	e7ae      	b.n	800b608 <_malloc_r+0x34>
 800b6aa:	463c      	mov	r4, r7
 800b6ac:	687f      	ldr	r7, [r7, #4]
 800b6ae:	e7b6      	b.n	800b61e <_malloc_r+0x4a>
 800b6b0:	461a      	mov	r2, r3
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	d1fb      	bne.n	800b6b0 <_malloc_r+0xdc>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	6053      	str	r3, [r2, #4]
 800b6bc:	e7de      	b.n	800b67c <_malloc_r+0xa8>
 800b6be:	230c      	movs	r3, #12
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	6033      	str	r3, [r6, #0]
 800b6c4:	f000 f80c 	bl	800b6e0 <__malloc_unlock>
 800b6c8:	e794      	b.n	800b5f4 <_malloc_r+0x20>
 800b6ca:	6005      	str	r5, [r0, #0]
 800b6cc:	e7d6      	b.n	800b67c <_malloc_r+0xa8>
 800b6ce:	bf00      	nop
 800b6d0:	20001aa0 	.word	0x20001aa0

0800b6d4 <__malloc_lock>:
 800b6d4:	4801      	ldr	r0, [pc, #4]	@ (800b6dc <__malloc_lock+0x8>)
 800b6d6:	f000 b84b 	b.w	800b770 <__retarget_lock_acquire_recursive>
 800b6da:	bf00      	nop
 800b6dc:	20001be0 	.word	0x20001be0

0800b6e0 <__malloc_unlock>:
 800b6e0:	4801      	ldr	r0, [pc, #4]	@ (800b6e8 <__malloc_unlock+0x8>)
 800b6e2:	f000 b846 	b.w	800b772 <__retarget_lock_release_recursive>
 800b6e6:	bf00      	nop
 800b6e8:	20001be0 	.word	0x20001be0

0800b6ec <memset>:
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	4402      	add	r2, r0
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d100      	bne.n	800b6f6 <memset+0xa>
 800b6f4:	4770      	bx	lr
 800b6f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b6fa:	e7f9      	b.n	800b6f0 <memset+0x4>

0800b6fc <_sbrk_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	2300      	movs	r3, #0
 800b700:	4d05      	ldr	r5, [pc, #20]	@ (800b718 <_sbrk_r+0x1c>)
 800b702:	4604      	mov	r4, r0
 800b704:	4608      	mov	r0, r1
 800b706:	602b      	str	r3, [r5, #0]
 800b708:	f7f7 f842 	bl	8002790 <_sbrk>
 800b70c:	1c43      	adds	r3, r0, #1
 800b70e:	d102      	bne.n	800b716 <_sbrk_r+0x1a>
 800b710:	682b      	ldr	r3, [r5, #0]
 800b712:	b103      	cbz	r3, 800b716 <_sbrk_r+0x1a>
 800b714:	6023      	str	r3, [r4, #0]
 800b716:	bd38      	pop	{r3, r4, r5, pc}
 800b718:	20001bdc 	.word	0x20001bdc

0800b71c <__errno>:
 800b71c:	4b01      	ldr	r3, [pc, #4]	@ (800b724 <__errno+0x8>)
 800b71e:	6818      	ldr	r0, [r3, #0]
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	200001dc 	.word	0x200001dc

0800b728 <__libc_init_array>:
 800b728:	b570      	push	{r4, r5, r6, lr}
 800b72a:	2600      	movs	r6, #0
 800b72c:	4d0c      	ldr	r5, [pc, #48]	@ (800b760 <__libc_init_array+0x38>)
 800b72e:	4c0d      	ldr	r4, [pc, #52]	@ (800b764 <__libc_init_array+0x3c>)
 800b730:	1b64      	subs	r4, r4, r5
 800b732:	10a4      	asrs	r4, r4, #2
 800b734:	42a6      	cmp	r6, r4
 800b736:	d109      	bne.n	800b74c <__libc_init_array+0x24>
 800b738:	f000 f872 	bl	800b820 <_init>
 800b73c:	2600      	movs	r6, #0
 800b73e:	4d0a      	ldr	r5, [pc, #40]	@ (800b768 <__libc_init_array+0x40>)
 800b740:	4c0a      	ldr	r4, [pc, #40]	@ (800b76c <__libc_init_array+0x44>)
 800b742:	1b64      	subs	r4, r4, r5
 800b744:	10a4      	asrs	r4, r4, #2
 800b746:	42a6      	cmp	r6, r4
 800b748:	d105      	bne.n	800b756 <__libc_init_array+0x2e>
 800b74a:	bd70      	pop	{r4, r5, r6, pc}
 800b74c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b750:	4798      	blx	r3
 800b752:	3601      	adds	r6, #1
 800b754:	e7ee      	b.n	800b734 <__libc_init_array+0xc>
 800b756:	f855 3b04 	ldr.w	r3, [r5], #4
 800b75a:	4798      	blx	r3
 800b75c:	3601      	adds	r6, #1
 800b75e:	e7f2      	b.n	800b746 <__libc_init_array+0x1e>
 800b760:	0800bccc 	.word	0x0800bccc
 800b764:	0800bccc 	.word	0x0800bccc
 800b768:	0800bccc 	.word	0x0800bccc
 800b76c:	0800bcd0 	.word	0x0800bcd0

0800b770 <__retarget_lock_acquire_recursive>:
 800b770:	4770      	bx	lr

0800b772 <__retarget_lock_release_recursive>:
 800b772:	4770      	bx	lr

0800b774 <memcpy>:
 800b774:	440a      	add	r2, r1
 800b776:	4291      	cmp	r1, r2
 800b778:	f100 33ff 	add.w	r3, r0, #4294967295
 800b77c:	d100      	bne.n	800b780 <memcpy+0xc>
 800b77e:	4770      	bx	lr
 800b780:	b510      	push	{r4, lr}
 800b782:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b786:	4291      	cmp	r1, r2
 800b788:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b78c:	d1f9      	bne.n	800b782 <memcpy+0xe>
 800b78e:	bd10      	pop	{r4, pc}

0800b790 <_free_r>:
 800b790:	b538      	push	{r3, r4, r5, lr}
 800b792:	4605      	mov	r5, r0
 800b794:	2900      	cmp	r1, #0
 800b796:	d040      	beq.n	800b81a <_free_r+0x8a>
 800b798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b79c:	1f0c      	subs	r4, r1, #4
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	bfb8      	it	lt
 800b7a2:	18e4      	addlt	r4, r4, r3
 800b7a4:	f7ff ff96 	bl	800b6d4 <__malloc_lock>
 800b7a8:	4a1c      	ldr	r2, [pc, #112]	@ (800b81c <_free_r+0x8c>)
 800b7aa:	6813      	ldr	r3, [r2, #0]
 800b7ac:	b933      	cbnz	r3, 800b7bc <_free_r+0x2c>
 800b7ae:	6063      	str	r3, [r4, #4]
 800b7b0:	6014      	str	r4, [r2, #0]
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7b8:	f7ff bf92 	b.w	800b6e0 <__malloc_unlock>
 800b7bc:	42a3      	cmp	r3, r4
 800b7be:	d908      	bls.n	800b7d2 <_free_r+0x42>
 800b7c0:	6820      	ldr	r0, [r4, #0]
 800b7c2:	1821      	adds	r1, r4, r0
 800b7c4:	428b      	cmp	r3, r1
 800b7c6:	bf01      	itttt	eq
 800b7c8:	6819      	ldreq	r1, [r3, #0]
 800b7ca:	685b      	ldreq	r3, [r3, #4]
 800b7cc:	1809      	addeq	r1, r1, r0
 800b7ce:	6021      	streq	r1, [r4, #0]
 800b7d0:	e7ed      	b.n	800b7ae <_free_r+0x1e>
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	b10b      	cbz	r3, 800b7dc <_free_r+0x4c>
 800b7d8:	42a3      	cmp	r3, r4
 800b7da:	d9fa      	bls.n	800b7d2 <_free_r+0x42>
 800b7dc:	6811      	ldr	r1, [r2, #0]
 800b7de:	1850      	adds	r0, r2, r1
 800b7e0:	42a0      	cmp	r0, r4
 800b7e2:	d10b      	bne.n	800b7fc <_free_r+0x6c>
 800b7e4:	6820      	ldr	r0, [r4, #0]
 800b7e6:	4401      	add	r1, r0
 800b7e8:	1850      	adds	r0, r2, r1
 800b7ea:	4283      	cmp	r3, r0
 800b7ec:	6011      	str	r1, [r2, #0]
 800b7ee:	d1e0      	bne.n	800b7b2 <_free_r+0x22>
 800b7f0:	6818      	ldr	r0, [r3, #0]
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	4408      	add	r0, r1
 800b7f6:	6010      	str	r0, [r2, #0]
 800b7f8:	6053      	str	r3, [r2, #4]
 800b7fa:	e7da      	b.n	800b7b2 <_free_r+0x22>
 800b7fc:	d902      	bls.n	800b804 <_free_r+0x74>
 800b7fe:	230c      	movs	r3, #12
 800b800:	602b      	str	r3, [r5, #0]
 800b802:	e7d6      	b.n	800b7b2 <_free_r+0x22>
 800b804:	6820      	ldr	r0, [r4, #0]
 800b806:	1821      	adds	r1, r4, r0
 800b808:	428b      	cmp	r3, r1
 800b80a:	bf01      	itttt	eq
 800b80c:	6819      	ldreq	r1, [r3, #0]
 800b80e:	685b      	ldreq	r3, [r3, #4]
 800b810:	1809      	addeq	r1, r1, r0
 800b812:	6021      	streq	r1, [r4, #0]
 800b814:	6063      	str	r3, [r4, #4]
 800b816:	6054      	str	r4, [r2, #4]
 800b818:	e7cb      	b.n	800b7b2 <_free_r+0x22>
 800b81a:	bd38      	pop	{r3, r4, r5, pc}
 800b81c:	20001aa0 	.word	0x20001aa0

0800b820 <_init>:
 800b820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b822:	bf00      	nop
 800b824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b826:	bc08      	pop	{r3}
 800b828:	469e      	mov	lr, r3
 800b82a:	4770      	bx	lr

0800b82c <_fini>:
 800b82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b82e:	bf00      	nop
 800b830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b832:	bc08      	pop	{r3}
 800b834:	469e      	mov	lr, r3
 800b836:	4770      	bx	lr
