{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572886158697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572886158698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 19:49:18 2019 " "Processing started: Mon Nov 04 19:49:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572886158698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1572886158698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q2 -c q2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off q2 -c q2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1572886158698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1572886159252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1572886159253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design2.v 1 1 " "Found 1 design units, including 1 entities, in source file design2.v" { { "Info" "ISGN_ENTITY_NAME" "1 design2 " "Found entity 1: design2" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572886169189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1572886169189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design2 " "Elaborating entity \"design2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1572886169222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_counter design2.v(16) " "Verilog HDL or VHDL warning at design2.v(16): object \"time_counter\" assigned a value but never read" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1572886169223 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 design2.v(63) " "Verilog HDL assignment warning at design2.v(63): truncated value with size 32 to match size of target (4)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169224 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 design2.v(64) " "Verilog HDL assignment warning at design2.v(64): truncated value with size 32 to match size of target (4)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169224 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 design2.v(70) " "Verilog HDL assignment warning at design2.v(70): truncated value with size 32 to match size of target (5)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169224 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 design2.v(81) " "Verilog HDL assignment warning at design2.v(81): truncated value with size 32 to match size of target (26)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169225 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 design2.v(88) " "Verilog HDL assignment warning at design2.v(88): truncated value with size 32 to match size of target (2)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169225 "|design2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 design2.v(92) " "Verilog HDL assignment warning at design2.v(92): truncated value with size 32 to match size of target (26)" {  } { { "design2.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/fpga_microp2/design2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1572886169225 "|design2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572886169370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 19:49:29 2019 " "Processing ended: Mon Nov 04 19:49:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572886169370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572886169370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572886169370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1572886169370 ""}
