/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v7_2_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fir_compiler_v7_2_11 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v7_2_11
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work fir_compiler_v7_2_11 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fir_compiler_v7_2_11/.cxl.vhdl.fir_compiler_v7_2_11.fir_compiler_v7_2_11.lin64.cmf
