{"vcs1":{"timestamp_begin":1677636441.716339161, "rt":0.41, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1677636442.188828035, "rt":0.44, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1677636442.677223781, "rt":0.21, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677636441.418030509}
{"VCS_COMP_START_TIME": 1677636441.418030509}
{"VCS_COMP_END_TIME": 1677636442.957971602}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238980}}
