{"&cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives","url":"https://ieeexplore.ieee.org/abstract/document/4723644/","authors":["R Marculescu","R Marculescu UY Ogras","R Marculescu UY Ogras LS Peh…"],"year":2008,"numCitations":791,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.151.6145&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=6259619691651973316&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:xMD01fGi3lYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6259619691651973316&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596362153515},{"title":"Networks-on-chip in a three-dimensional environment: A performance evaluation","url":"https://ieeexplore.ieee.org/abstract/document/4599574/","authors":["BS Feero","BS Feero PP Pande"],"year":2008,"numCitations":539,"citationUrl":"http://scholar.google.com/scholar?cites=13049044913373398122&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:akS9PzaFF7UJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13049044913373398122&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"3-D topologies for networks-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/4303130/","authors":["VF Pavlidis","VF Pavlidis EG Friedman"],"year":2007,"numCitations":508,"pdf":"http://www.hajim.rochester.edu/ece/users/friedman/papers/TVLSI07_3dnoc.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2627921925080782067&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:85TmSRFBeCQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2627921925080782067&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"FPGAs in industrial control applications","url":"http://arro.anglia.ac.uk/id/eprint/296319","authors":["E Monmasson","E Monmasson L Idkhajine","E Monmasson L Idkhajine MN Cirstea…"],"year":2011,"numCitations":500,"pdf":"https://arro.anglia.ac.uk/296319/1/FPGAs%20in%20Industrial%20Control%20Applications.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12720805375180757643&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:i1qHTBdhibAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12720805375180757643&hl=en&as_sdt=2005&sciodt=0,5","publication":"arro.anglia.ac.uk"},{"title":"Three-dimensional integrated circuit design","url":"https://books.google.com/books?hl=en&lr=&id=WR9VAQAAQBAJ&oi=fnd&pg=PP1&ots=F3DKe0m2Eo&sig=pWcxsGDjbl6ZnuCbNSSYI58CFkM","authors":["VF Pavlidis","VF Pavlidis I Savidis","VF Pavlidis I Savidis EG Friedman"],"year":2017,"numCitations":353,"citationUrl":"http://scholar.google.com/scholar?cites=7028021425353016457&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:iUQAFECMiGEJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7028021425353016457&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Scalable hybrid wireless network-on-chip architectures for multicore systems","url":"https://ieeexplore.ieee.org/abstract/document/5551123/","authors":["A Ganguly","A Ganguly K Chang","A Ganguly K Chang S Deb","A Ganguly K Chang S Deb PP Pande…"],"year":2010,"numCitations":296,"citationUrl":"http://scholar.google.com/scholar?cites=17566183507258086436&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JJRxidSex_MJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17566183507258086436&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"System-on-chip: Reuse and integration","url":"https://ieeexplore.ieee.org/abstract/document/1652898/","authors":["R Saleh","R Saleh S Wilton","R Saleh S Wilton S Mirabbasi","R Saleh S Wilton S Mirabbasi A Hu…"],"year":2006,"numCitations":292,"pdf":"https://pub.eecs.wsu.edu/~pande/Journal_Papers/Paper_IEEE_Proceedings.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7591467802408071929&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-TJZtr5PWmkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7591467802408071929&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Survey of network on chip (noc) architectures & contributions","url":"http://faculty.eng.fau.edu/ankur/files/2017/09/Survey_of_Network_on_Chip_NoC_Architectures_Contri.pdf","authors":["A Agarwal","A Agarwal C Iskander","A Agarwal C Iskander R Shankar"],"year":2009,"numCitations":290,"pdf":"http://faculty.eng.fau.edu/ankur/files/2017/09/Survey_of_Network_on_Chip_NoC_Architectures_Contri.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4188653629282286017&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:wXmFjEgWIToJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4188653629282286017&hl=en&as_sdt=2005&sciodt=0,5","publication":"faculty.eng.fau.edu"},{"title":"A gracefully degrading and energy-efficient modular router architecture for on-chip networks","url":"https://dl.acm.org/doi/abs/10.1145/1150019.1136487","authors":["J Kim","J Kim C Nicopoulos","J Kim C Nicopoulos D Park","J Kim C Nicopoulos D Park V Narayanan…"],"year":2006,"numCitations":274,"pdf":"https://www.academia.edu/download/39972144/isca06_psu.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10818724895699320526&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zj7V-vjUI5YJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10818724895699320526&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/4459314/","authors":["G Ascia","G Ascia V Catania","G Ascia V Catania M Palesi…"],"year":2008,"numCitations":241,"citationUrl":"http://scholar.google.com/scholar?cites=7700106085446147891&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:M1_XE7BF3GoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7700106085446147891&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}