EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinxultra
LIBS:HydroPWNics_Lib
LIBS:OnHand-Components-Sym
LIBS:ZyncMV-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 8
Title ""
Date "2016-12-23"
Rev "0.1a"
Comp "GhostPCB"
Comment1 "Designed By: Adam Vadala-Roth"
Comment2 "Engineer : Adam Vadala-Roth"
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L xc7z010clg225 U?
U 1 1 58785F37
P 7800 2600
F 0 "U?" H 8550 2750 60  0000 L CNN
F 1 "xc7z010clg225" H 8000 450 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 9300 4900 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 9500 4700 60  0001 C CNN
F 4 "57.75000" H 8100 2950 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 8200 3050 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 8300 3150 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 8400 3250 60  0001 C CNN "Designer"
F 8 "YES" H 8600 3450 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 8700 3550 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 8800 3650 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 8900 3750 60  0001 C CNN "Mounting"
F 12 "225" H 9000 3850 60  0001 C CNN "Pin Count#"
F 13 "Active" H 9100 3950 60  0001 C CNN "Status"
F 14 "N/A" H 9200 4050 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 9300 4150 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 9400 4250 60  0001 C CNN "Voltage"
F 17 "N/A" H 9500 4350 60  0001 C CNN "Wattage"
F 18 "N/A" H 9600 4450 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 9700 4550 60  0001 C CNN "Description"
	1    7800 2600
	-1   0    0    -1  
$EndComp
$Comp
L xc7z010clg225 U?
U 2 1 58785FFF
P 10825 975
F 0 "U?" H 11025 1125 60  0000 L CNN
F 1 "xc7z010clg225" H 11050 -3775 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 12325 3275 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 12525 3075 60  0001 C CNN
F 4 "57.75000" H 11125 1325 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 11225 1425 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 11325 1525 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 11425 1625 60  0001 C CNN "Designer"
F 8 "YES" H 11625 1825 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 11725 1925 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 11825 2025 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 11925 2125 60  0001 C CNN "Mounting"
F 12 "225" H 12025 2225 60  0001 C CNN "Pin Count#"
F 13 "Active" H 12125 2325 60  0001 C CNN "Status"
F 14 "N/A" H 12225 2425 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 12325 2525 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 12425 2625 60  0001 C CNN "Voltage"
F 17 "N/A" H 12525 2725 60  0001 C CNN "Wattage"
F 18 "N/A" H 12625 2825 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 12725 2925 60  0001 C CNN "Description"
	2    10825 975 
	-1   0    0    -1  
$EndComp
$Comp
L xc7z010clg225 U?
U 3 1 587860DF
P 4525 1000
F 0 "U?" H 4725 1150 60  0000 L CNN
F 1 "xc7z010clg225" H 4725 50  60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 6025 3300 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 6225 3100 60  0001 C CNN
F 4 "57.75000" H 4825 1350 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 4925 1450 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 5025 1550 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 5125 1650 60  0001 C CNN "Designer"
F 8 "YES" H 5325 1850 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 5425 1950 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 5525 2050 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 5625 2150 60  0001 C CNN "Mounting"
F 12 "225" H 5725 2250 60  0001 C CNN "Pin Count#"
F 13 "Active" H 5825 2350 60  0001 C CNN "Status"
F 14 "N/A" H 5925 2450 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 6025 2550 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 6125 2650 60  0001 C CNN "Voltage"
F 17 "N/A" H 6225 2750 60  0001 C CNN "Wattage"
F 18 "N/A" H 6325 2850 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 6425 2950 60  0001 C CNN "Description"
	3    4525 1000
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225 U?
U 4 1 587861C9
P 4525 2325
F 0 "U?" H 4725 2475 60  0000 L CNN
F 1 "xc7z010clg225" H 4725 375 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 6025 4625 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 6225 4425 60  0001 C CNN
F 4 "57.75000" H 4825 2675 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 4925 2775 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 5025 2875 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 5125 2975 60  0001 C CNN "Designer"
F 8 "YES" H 5325 3175 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 5425 3275 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 5525 3375 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 5625 3475 60  0001 C CNN "Mounting"
F 12 "225" H 5725 3575 60  0001 C CNN "Pin Count#"
F 13 "Active" H 5825 3675 60  0001 C CNN "Status"
F 14 "N/A" H 5925 3775 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 6025 3875 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 6125 3975 60  0001 C CNN "Voltage"
F 17 "N/A" H 6225 4075 60  0001 C CNN "Wattage"
F 18 "N/A" H 6325 4175 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 6425 4275 60  0001 C CNN "Description"
	4    4525 2325
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225 U?
U 5 1 58786297
P 4500 4650
F 0 "U?" H 4700 4800 60  0000 L CNN
F 1 "xc7z010clg225" H 4700 2800 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 6000 6950 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 6200 6750 60  0001 C CNN
F 4 "57.75000" H 4800 5000 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 4900 5100 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 5000 5200 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 5100 5300 60  0001 C CNN "Designer"
F 8 "YES" H 5300 5500 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 5400 5600 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 5500 5700 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 5600 5800 60  0001 C CNN "Mounting"
F 12 "225" H 5700 5900 60  0001 C CNN "Pin Count#"
F 13 "Active" H 5800 6000 60  0001 C CNN "Status"
F 14 "N/A" H 5900 6100 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 6000 6200 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 6100 6300 60  0001 C CNN "Voltage"
F 17 "N/A" H 6200 6400 60  0001 C CNN "Wattage"
F 18 "N/A" H 6300 6500 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 6400 6600 60  0001 C CNN "Description"
	5    4500 4650
	1    0    0    -1  
$EndComp
$Comp
L xc7z010clg225 U?
U 6 1 587863B3
P 2150 6075
F 0 "U?" H 3175 6250 60  0000 L CNN
F 1 "xc7z010clg225" H 2350 825 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 3650 8375 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 3850 8175 60  0001 C CNN
F 4 "57.75000" H 2450 6425 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 2550 6525 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 2650 6625 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 2750 6725 60  0001 C CNN "Designer"
F 8 "YES" H 2950 6925 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 3050 7025 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 3150 7125 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 3250 7225 60  0001 C CNN "Mounting"
F 12 "225" H 3350 7325 60  0001 C CNN "Pin Count#"
F 13 "Active" H 3450 7425 60  0001 C CNN "Status"
F 14 "N/A" H 3550 7525 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 3650 7625 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 3750 7725 60  0001 C CNN "Voltage"
F 17 "N/A" H 3850 7825 60  0001 C CNN "Wattage"
F 18 "N/A" H 3950 7925 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 4050 8025 60  0001 C CNN "Description"
	6    2150 6075
	1    0    0    1   
$EndComp
$Comp
L xc7z010clg225 U?
U 7 1 587864CB
P 8025 5325
F 0 "U?" H 8950 5475 60  0000 L CNN
F 1 "xc7z010clg225" H 8225 4575 60  0000 L CNN
F 2 "PCB_Footprints:xc7z010clg225" H 9525 7625 60  0001 C CNN
F 3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" H 9725 7425 60  0001 C CNN
F 4 "57.75000" H 8325 5675 60  0001 C CNN "Cost"
F 5 "12 Jan 2017" H 8425 5775 60  0001 C CNN "Date Created"
F 6 "12 Jan 2017" H 8525 5875 60  0001 C CNN "Date Modified"
F 7 "Xess Corp + Adam Vadala-Roth" H 8625 5975 60  0001 C CNN "Designer"
F 8 "YES" H 8825 6175 60  0001 C CNN "RHoS?"
F 9 "Xilinx" H 8925 6275 60  0001 C CNN "MFR"
F 10 "XC7Z010-1CLG225C" H 9025 6375 60  0001 C CNN "MFR#"
F 11 "SMT/SMD" H 9125 6475 60  0001 C CNN "Mounting"
F 12 "225" H 9225 6575 60  0001 C CNN "Pin Count#"
F 13 "Active" H 9325 6675 60  0001 C CNN "Status"
F 14 "N/A" H 9425 6775 60  0001 C CNN "Tolerance"
F 15 "BGA225 FPGA+SoC" H 9525 6875 60  0001 C CNN "Type"
F 16 "1.35-3.3V" H 9625 6975 60  0001 C CNN "Voltage"
F 17 "N/A" H 9725 7075 60  0001 C CNN "Wattage"
F 18 "N/A" H 9825 7175 60  0001 C CNN "Component-Value"
F 19 "Dual ARM® Cortex®-A9 MPCore™ with CoreSight™ System On Chip (SOC) IC Zynq®-7000 Artix™-7 FPGA, 28K Logic Cells 256KB 667MHz 225-CSPBGA (13x13)" H 9925 7275 60  0001 C CNN "Description"
	7    8025 5325
	-1   0    0    -1  
$EndComp
Text HLabel 1250 650  0    60   Input ~ 0
MEM_DATA_BUS
Text HLabel 1275 750  0    60   Input ~ 0
MEM_ADDR_BUS
Text HLabel 1275 850  0    60   Input ~ 0
CTRL_SIG_BUS
Text HLabel 1925 600  0    60   Input ~ 0
DDR3L_VREF
$EndSCHEMATC
