$date
	Sat Oct 22 21:39:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#497702
b100 &
b100 %
1$
b100 !
1"
#497703
0"
#497706
b10 &
b10 %
#497710
b1 &
1#
b1 %
#497714
b0 &
b0 %
0#
0$
#1437409
b11101 !
1"
#1437410
b11101 &
b11101 %
1$
#1437411
0"
#1437414
b1011000 &
b1011000 %
#1437418
b101100 &
b101100 %
#1437422
b10110 &
b10110 %
#1437426
b1011 &
b1011 %
#1437430
b100010 &
b100010 %
#1437434
b10001 &
b10001 %
#1437438
b110100 &
b110100 %
#1437442
b11010 &
b11010 %
#1437446
b1101 &
b1101 %
#1437450
b101000 &
b101000 %
#1437454
b10100 &
b10100 %
#1437458
b1010 &
b1010 %
#1437462
b101 &
b101 %
#1437466
b10000 &
b10000 %
#1437470
b1000 &
b1000 %
#1437474
b100 &
b100 %
#1437478
b10 &
b10 %
#1437482
b1 &
b1 %
1#
#1437486
b0 &
0#
b0 %
0$
#2440008
b100 !
1"
#2440010
b100 &
b100 %
1$
#2440011
0"
#2440014
b10 &
b10 %
#2440018
b1 &
b1 %
1#
#2440022
b0 &
0#
b0 %
0$
#4500012
