
// Generated by Cadence Encounter(R) RTL Compiler RC11.10 - v11.10-p005_1

// Verification Directory fv/vga_vtim 

module top(clk, ena, rst, Tsync, Tgdel, Tgate, Tlen, Sync, Gate,
     Done, prev_state, prev_cnt, prev_cnt_len);
  input clk, ena, rst;
  input [7:0] Tsync, Tgdel;
  input [15:0] Tgate, Tlen, prev_cnt, prev_cnt_len;
  input [4:0] prev_state;
  output Sync, Gate, Done;
  wire clk, ena, rst;
  wire [7:0] Tsync, Tgdel;
  wire [15:0] Tgate, Tlen, prev_cnt, prev_cnt_len;
  wire [4:0] prev_state;
  wire Sync, Gate, Done;
  wire n_106, n_107, n_108, n_109, n_110;
  assign Done = 1'b1;
  assign Gate = 1'b1;
  not g56 (n_106, prev_state[1]);
  not g57 (n_107, prev_state[2]);
  not g58 (n_108, rst);
  not g59 (n_109, ena);
  nand g60 (n_110, n_108, n_107, n_106, prev_state[0]);
  nor g61 (Sync, n_110, n_109, prev_state[4], prev_state[3]);
endmodule

