EDA Netlist Writer report for UART_PORT
Thu Jan 07 18:09:16 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Jan 07 18:09:16 2021 ;
; Revision Name             ; UART_PORT                             ;
; Top-level Entity Name     ; UART_PORT                             ;
; Family                    ; Cyclone IV E                          ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Jan 07 18:09:15 2021
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off UART_PORT -c UART_PORT --gen_testbench
Info (201000): Generated Verilog Test Bench File D:/FpgaProgram/UART_PORT/simulation/modelsim/UART_PORT.vt for simulation
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Thu Jan 07 18:09:16 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


