// Seed: 2694791556
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply1 id_5
);
  logic id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd38
) (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire _id_11,
    output wire id_12
);
  logic [-1 : id_11] id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
