/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [9:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_1z[2]);
  assign celloutsig_1_4z = !(celloutsig_1_1z[4] ? in_data[188] : celloutsig_1_3z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_1z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_0z = in_data[166] | in_data[108];
  assign celloutsig_1_11z = ~(celloutsig_1_0z ^ celloutsig_1_6z);
  assign celloutsig_0_3z = in_data[57:49] + { celloutsig_0_1z[7:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[88:83] == in_data[91:86];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } == in_data[188:178];
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z[0]);
  assign celloutsig_1_2z = { in_data[160:150], celloutsig_1_1z, celloutsig_1_0z } !== in_data[190:171];
  assign celloutsig_1_12z = { celloutsig_1_1z[5:3], celloutsig_1_3z } !== { celloutsig_1_1z[6:5], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_12z & celloutsig_1_10z[5];
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_6z } >> celloutsig_1_1z[6:1];
  assign celloutsig_1_1z = in_data[158:151] <<< in_data[191:184];
  assign celloutsig_1_9z = { celloutsig_1_1z[5:3], celloutsig_1_6z, celloutsig_1_3z } - in_data[134:130];
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = in_data[37:28];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
