ADDRESS_REG_B=CLOCK0
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INDATA_REG_B=CLOCK0
INIT_FILE=image_data.mif
INTENDED_DEVICE_FAMILY="Cyclone IV E"
LPM_TYPE=altsyncram
NUMWORDS_A=4
NUMWORDS_B=4
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=CLEAR0
OUTDATA_ACLR_B=CLEAR0
OUTDATA_REG_A=CLOCK0
OUTDATA_REG_B=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
RAM_BLOCK_TYPE=M9K
WIDTHAD_A=2
WIDTHAD_B=2
WIDTH_A=24
WIDTH_B=24
WIDTH_BYTEENA_A=1
WIDTH_BYTEENA_B=1
WRCONTROL_WRADDRESS_REG_B=CLOCK0
DEVICE_FAMILY="Cyclone IV E"
aclr0
address_a
address_b
clock0
data_a
data_b
rden_a
rden_b
wren_a
wren_b
q_a
q_b
