INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode__parameterized0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode__parameterized1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_hdmi_tx_v1_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_2
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_srldelay
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/mb_block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/sequencer_types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/note_slice_compiler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_slice_compiler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/sequencer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/sequencer_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_usb_hdmi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nkubi/385FINAL/FINALPROJECT/FINALPROJECT.srcs/sources_1/imports/design_source/sawtooth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sawtooth_rom
