// Seed: 58991703
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  inout logic [7:0] id_1;
  _id_4 :
  assert property (@(posedge 1 == id_2[id_4!=id_4]) 'b0)
  else $clog2(13);
  ;
  assign id_1[-1] = {id_4 != {1'b0 < 1, (id_1)} {-1}};
  if (1) wire id_5;
  else wire id_6;
  ;
endmodule
