riscv_core_config rv32_i128b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec cycles_cold_cache 14647 cycles_warm_cache 14760 cycles_writeattack_cache 14850
riscv_core_config rv32_i128b_d128b benchmark adpcm_dec sum_dummy=539796262
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec cycles_cold_cache 12494 cycles_warm_cache 12640 cycles_writeattack_cache 12723
riscv_core_config rv32_i128b_d256b benchmark adpcm_dec sum_dummy=539796262
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec cycles_cold_cache 9976 cycles_warm_cache 10108 cycles_writeattack_cache 10474
riscv_core_config rv32_i128b_d512b benchmark adpcm_dec sum_dummy=539796262
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec cycles_cold_cache 9234 cycles_warm_cache 8916 cycles_writeattack_cache 9619
riscv_core_config rv32_i128b_d1k benchmark adpcm_dec sum_dummy=1264047448
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec cycles_cold_cache 8720 cycles_warm_cache 8402 cycles_writeattack_cache 9531
riscv_core_config rv32_i128b_d2k benchmark adpcm_dec sum_dummy=1264047448
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec cycles_cold_cache 8708 cycles_warm_cache 8409 cycles_writeattack_cache 9540
riscv_core_config rv32_i128b_d4k benchmark adpcm_dec sum_dummy=1328508354
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec cycles_cold_cache 8469 cycles_warm_cache 7995 cycles_writeattack_cache 9230
riscv_core_config rv32_i128b_d8k benchmark adpcm_dec sum_dummy=1328508354
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec cycles_cold_cache 8484 cycles_warm_cache 8007 cycles_writeattack_cache 9208
riscv_core_config rv32_i128b_d16k benchmark adpcm_dec sum_dummy=1328508354
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec cycles_cold_cache 8631 cycles_warm_cache 8009 cycles_writeattack_cache 9127
riscv_core_config rv32_i128b_d32k benchmark adpcm_dec sum_dummy=1328508354
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec cycles_cold_cache 8815 cycles_warm_cache 8007 cycles_writeattack_cache 9124
riscv_core_config rv32_i128b_d64k benchmark adpcm_dec sum_dummy=1328508354
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec cycles_cold_cache 14545 cycles_warm_cache 14670 cycles_writeattack_cache 14759
riscv_core_config rv32_i256b_d128b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec cycles_cold_cache 12416 cycles_warm_cache 12538 cycles_writeattack_cache 12643
riscv_core_config rv32_i256b_d256b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec cycles_cold_cache 9884 cycles_warm_cache 10020 cycles_writeattack_cache 10379
riscv_core_config rv32_i256b_d512b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec cycles_cold_cache 9157 cycles_warm_cache 8795 cycles_writeattack_cache 9515
riscv_core_config rv32_i256b_d1k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec cycles_cold_cache 8615 cycles_warm_cache 8306 cycles_writeattack_cache 9437
riscv_core_config rv32_i256b_d2k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec cycles_cold_cache 8629 cycles_warm_cache 8312 cycles_writeattack_cache 9448
riscv_core_config rv32_i256b_d4k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec cycles_cold_cache 8374 cycles_warm_cache 7915 cycles_writeattack_cache 9120
riscv_core_config rv32_i256b_d8k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec cycles_cold_cache 8383 cycles_warm_cache 7905 cycles_writeattack_cache 9103
riscv_core_config rv32_i256b_d16k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec cycles_cold_cache 8536 cycles_warm_cache 7913 cycles_writeattack_cache 9038
riscv_core_config rv32_i256b_d32k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec cycles_cold_cache 8722 cycles_warm_cache 7903 cycles_writeattack_cache 9030
riscv_core_config rv32_i256b_d64k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec cycles_cold_cache 14520 cycles_warm_cache 14647 cycles_writeattack_cache 14743
riscv_core_config rv32_i512b_d128b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec cycles_cold_cache 12379 cycles_warm_cache 12495 cycles_writeattack_cache 12608
riscv_core_config rv32_i512b_d256b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec start
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec cycles_cold_cache 9795 cycles_warm_cache 9927 cycles_writeattack_cache 10280
riscv_core_config rv32_i512b_d512b benchmark adpcm_dec sum_dummy=582387183
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec cycles_cold_cache 9057 cycles_warm_cache 8697 cycles_writeattack_cache 9429
riscv_core_config rv32_i512b_d1k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec cycles_cold_cache 8533 cycles_warm_cache 8212 cycles_writeattack_cache 9350
riscv_core_config rv32_i512b_d2k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec cycles_cold_cache 8537 cycles_warm_cache 8208 cycles_writeattack_cache 9341
riscv_core_config rv32_i512b_d4k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec cycles_cold_cache 8276 cycles_warm_cache 7811 cycles_writeattack_cache 9041
riscv_core_config rv32_i512b_d8k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec cycles_cold_cache 8292 cycles_warm_cache 7811 cycles_writeattack_cache 9010
riscv_core_config rv32_i512b_d16k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec cycles_cold_cache 8454 cycles_warm_cache 7817 cycles_writeattack_cache 8933
riscv_core_config rv32_i512b_d32k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec start
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec cycles_cold_cache 8618 cycles_warm_cache 7813 cycles_writeattack_cache 8933
riscv_core_config rv32_i512b_d64k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec cycles_cold_cache 13087 cycles_warm_cache 12899 cycles_writeattack_cache 12983
riscv_core_config rv32_i1k_d128b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec cycles_cold_cache 11621 cycles_warm_cache 11417 cycles_writeattack_cache 11551
riscv_core_config rv32_i1k_d256b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec cycles_cold_cache 9243 cycles_warm_cache 8982 cycles_writeattack_cache 9297
riscv_core_config rv32_i1k_d512b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec cycles_cold_cache 8385 cycles_warm_cache 7729 cycles_writeattack_cache 8454
riscv_core_config rv32_i1k_d1k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec cycles_cold_cache 7862 cycles_warm_cache 7230 cycles_writeattack_cache 8381
riscv_core_config rv32_i1k_d2k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec cycles_cold_cache 7869 cycles_warm_cache 7232 cycles_writeattack_cache 8359
riscv_core_config rv32_i1k_d4k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec cycles_cold_cache 7611 cycles_warm_cache 6839 cycles_writeattack_cache 8061
riscv_core_config rv32_i1k_d8k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec cycles_cold_cache 7627 cycles_warm_cache 6847 cycles_writeattack_cache 8029
riscv_core_config rv32_i1k_d16k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec cycles_cold_cache 7776 cycles_warm_cache 6843 cycles_writeattack_cache 7963
riscv_core_config rv32_i1k_d32k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec cycles_cold_cache 7966 cycles_warm_cache 6829 cycles_writeattack_cache 7952
riscv_core_config rv32_i1k_d64k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec cycles_cold_cache 12161 cycles_warm_cache 11289 cycles_writeattack_cache 11403
riscv_core_config rv32_i2k_d128b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec cycles_cold_cache 10709 cycles_warm_cache 9837 cycles_writeattack_cache 10021
riscv_core_config rv32_i2k_d256b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec cycles_cold_cache 8350 cycles_warm_cache 7419 cycles_writeattack_cache 7806
riscv_core_config rv32_i2k_d512b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec cycles_cold_cache 7536 cycles_warm_cache 6262 cycles_writeattack_cache 7040
riscv_core_config rv32_i2k_d1k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec cycles_cold_cache 6997 cycles_warm_cache 5760 cycles_writeattack_cache 6941
riscv_core_config rv32_i2k_d2k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec cycles_cold_cache 7012 cycles_warm_cache 5766 cycles_writeattack_cache 6940
riscv_core_config rv32_i2k_d4k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec cycles_cold_cache 6758 cycles_warm_cache 5363 cycles_writeattack_cache 6637
riscv_core_config rv32_i2k_d8k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec cycles_cold_cache 6768 cycles_warm_cache 5363 cycles_writeattack_cache 6615
riscv_core_config rv32_i2k_d16k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec cycles_cold_cache 6915 cycles_warm_cache 5361 cycles_writeattack_cache 6531
riscv_core_config rv32_i2k_d32k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec cycles_cold_cache 7101 cycles_warm_cache 5361 cycles_writeattack_cache 6533
riscv_core_config rv32_i2k_d64k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec cycles_cold_cache 11866 cycles_warm_cache 10820 cycles_writeattack_cache 10900
riscv_core_config rv32_i4k_d128b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec cycles_cold_cache 10421 cycles_warm_cache 9337 cycles_writeattack_cache 9488
riscv_core_config rv32_i4k_d256b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec cycles_cold_cache 8024 cycles_warm_cache 6930 cycles_writeattack_cache 7258
riscv_core_config rv32_i4k_d512b benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec cycles_cold_cache 7231 cycles_warm_cache 5781 cycles_writeattack_cache 6494
riscv_core_config rv32_i4k_d1k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec cycles_cold_cache 6715 cycles_warm_cache 5283 cycles_writeattack_cache 6405
riscv_core_config rv32_i4k_d2k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec cycles_cold_cache 6730 cycles_warm_cache 5283 cycles_writeattack_cache 6414
riscv_core_config rv32_i4k_d4k benchmark adpcm_dec sum_dummy=1306574274
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec cycles_cold_cache 6472 cycles_warm_cache 4896 cycles_writeattack_cache 6112
riscv_core_config rv32_i4k_d8k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec cycles_cold_cache 6493 cycles_warm_cache 4896 cycles_writeattack_cache 6078
riscv_core_config rv32_i4k_d16k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec cycles_cold_cache 6645 cycles_warm_cache 4896 cycles_writeattack_cache 6010
riscv_core_config rv32_i4k_d32k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec cycles_cold_cache 6817 cycles_warm_cache 4896 cycles_writeattack_cache 6002
riscv_core_config rv32_i4k_d64k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec cycles_cold_cache 11858 cycles_warm_cache 10807 cycles_writeattack_cache 10913
riscv_core_config rv32_i8k_d128b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec cycles_cold_cache 10420 cycles_warm_cache 9336 cycles_writeattack_cache 9484
riscv_core_config rv32_i8k_d256b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec cycles_cold_cache 8024 cycles_warm_cache 6938 cycles_writeattack_cache 7255
riscv_core_config rv32_i8k_d512b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec cycles_cold_cache 7234 cycles_warm_cache 5783 cycles_writeattack_cache 6492
riscv_core_config rv32_i8k_d1k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec cycles_cold_cache 6717 cycles_warm_cache 5283 cycles_writeattack_cache 6418
riscv_core_config rv32_i8k_d2k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec cycles_cold_cache 6717 cycles_warm_cache 5283 cycles_writeattack_cache 6422
riscv_core_config rv32_i8k_d4k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec cycles_cold_cache 6497 cycles_warm_cache 4896 cycles_writeattack_cache 6111
riscv_core_config rv32_i8k_d8k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec cycles_cold_cache 6482 cycles_warm_cache 4896 cycles_writeattack_cache 6081
riscv_core_config rv32_i8k_d16k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec cycles_cold_cache 6631 cycles_warm_cache 4896 cycles_writeattack_cache 6008
riscv_core_config rv32_i8k_d32k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec cycles_cold_cache 6829 cycles_warm_cache 4896 cycles_writeattack_cache 6002
riscv_core_config rv32_i8k_d64k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec cycles_cold_cache 11886 cycles_warm_cache 10803 cycles_writeattack_cache 10892
riscv_core_config rv32_i16k_d128b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec cycles_cold_cache 10412 cycles_warm_cache 9372 cycles_writeattack_cache 9462
riscv_core_config rv32_i16k_d256b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec cycles_cold_cache 8031 cycles_warm_cache 6932 cycles_writeattack_cache 7247
riscv_core_config rv32_i16k_d512b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec cycles_cold_cache 7235 cycles_warm_cache 5786 cycles_writeattack_cache 6497
riscv_core_config rv32_i16k_d1k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec cycles_cold_cache 6724 cycles_warm_cache 5288 cycles_writeattack_cache 6408
riscv_core_config rv32_i16k_d2k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec cycles_cold_cache 6711 cycles_warm_cache 5283 cycles_writeattack_cache 6418
riscv_core_config rv32_i16k_d4k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec cycles_cold_cache 6482 cycles_warm_cache 4896 cycles_writeattack_cache 6104
riscv_core_config rv32_i16k_d8k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec cycles_cold_cache 6488 cycles_warm_cache 4896 cycles_writeattack_cache 6085
riscv_core_config rv32_i16k_d16k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec cycles_cold_cache 6635 cycles_warm_cache 4896 cycles_writeattack_cache 6003
riscv_core_config rv32_i16k_d32k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec cycles_cold_cache 6817 cycles_warm_cache 4896 cycles_writeattack_cache 6005
riscv_core_config rv32_i16k_d64k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec cycles_cold_cache 11867 cycles_warm_cache 10812 cycles_writeattack_cache 10905
riscv_core_config rv32_i32k_d128b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec cycles_cold_cache 10419 cycles_warm_cache 9347 cycles_writeattack_cache 9467
riscv_core_config rv32_i32k_d256b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec cycles_cold_cache 8024 cycles_warm_cache 6930 cycles_writeattack_cache 7248
riscv_core_config rv32_i32k_d512b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec cycles_cold_cache 7233 cycles_warm_cache 5779 cycles_writeattack_cache 6490
riscv_core_config rv32_i32k_d1k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec cycles_cold_cache 6737 cycles_warm_cache 5283 cycles_writeattack_cache 6406
riscv_core_config rv32_i32k_d2k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec cycles_cold_cache 6723 cycles_warm_cache 5283 cycles_writeattack_cache 6417
riscv_core_config rv32_i32k_d4k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec cycles_cold_cache 6469 cycles_warm_cache 4896 cycles_writeattack_cache 6109
riscv_core_config rv32_i32k_d8k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec cycles_cold_cache 6484 cycles_warm_cache 4896 cycles_writeattack_cache 6086
riscv_core_config rv32_i32k_d16k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec cycles_cold_cache 6629 cycles_warm_cache 4896 cycles_writeattack_cache 6009
riscv_core_config rv32_i32k_d32k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec cycles_cold_cache 6823 cycles_warm_cache 4896 cycles_writeattack_cache 6010
riscv_core_config rv32_i32k_d64k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec cycles_cold_cache 11868 cycles_warm_cache 10810 cycles_writeattack_cache 10898
riscv_core_config rv32_i64k_d128b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec cycles_cold_cache 10410 cycles_warm_cache 9337 cycles_writeattack_cache 9465
riscv_core_config rv32_i64k_d256b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec start
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec cycles_cold_cache 8036 cycles_warm_cache 6933 cycles_writeattack_cache 7250
riscv_core_config rv32_i64k_d512b benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec cycles_cold_cache 7231 cycles_warm_cache 5786 cycles_writeattack_cache 6497
riscv_core_config rv32_i64k_d1k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec cycles_cold_cache 6713 cycles_warm_cache 5283 cycles_writeattack_cache 6406
riscv_core_config rv32_i64k_d2k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec cycles_cold_cache 6711 cycles_warm_cache 5283 cycles_writeattack_cache 6415
riscv_core_config rv32_i64k_d4k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec cycles_cold_cache 6471 cycles_warm_cache 4896 cycles_writeattack_cache 6120
riscv_core_config rv32_i64k_d8k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec cycles_cold_cache 6484 cycles_warm_cache 4896 cycles_writeattack_cache 6086
riscv_core_config rv32_i64k_d16k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec cycles_cold_cache 6637 cycles_warm_cache 4896 cycles_writeattack_cache 6002
riscv_core_config rv32_i64k_d32k benchmark adpcm_dec sum_dummy=1261530562
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec start
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec stop
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec cycles_cold_cache 6817 cycles_warm_cache 4896 cycles_writeattack_cache 6012
riscv_core_config rv32_i64k_d64k benchmark adpcm_dec sum_dummy=1261530562
