%\begin{table}[tbp]
%
%\caption{Retired instructions for microbenchmark compared to expected
%226,990,030, before and after overcount adjustment.
%\label{table:results_instr}
%}

%\tbl{Retired instructions compared to expected
%226,990,030.  AMD due to FP instr when PE set.
%Pentium~D due to instr counted twice.
%Roughly 10k overcount due to HW interrupt/page-faults.}
%}
%{
%\begin{center}
%\sffamily
\begin{tabular}{|l||rl|rl|}

\hline
Machine   & \multicolumn{2}{c|}{Difference from} & \multicolumn{2}{c|}{Adjusted} \\
          & \multicolumn{2}{c|}{Expected} & \multicolumn{2}{c|}{Difference} \\
\hline
\hline

Core2          &    10,879 $\pm$ & 319     &     13 $\pm$ & 1  \\
\hline
Atom           &    11,601 $\pm$ & 495    &     -41 $\pm$ & 12 \\
\hline
Nehalem        &    11,409 $\pm$ & 3      &       8 $\pm$ & 2  \\
\hline
Nehalem-EX     &    11,915 $\pm$ & 9      &       8 $\pm$ & 2  \\
\hline
SandyBridge    &    22,086 $\pm$ & 14     &     285 $\pm$ & 11  \\
\hline
Pentium~D {\em \footnotesize (retired)} &   2,610,571 $\pm$ & 8      &     561 $\pm$ & 3 \\
\hline
Pentium~D {\em \footnotesize (completed)} &    10,794 $\pm$ & 28     &     -50 $\pm$ & 5  \\
\hline
Phenom         &   310,601 $\pm$ & 11     &      12 $\pm$ & 0  \\
\hline
Istanbul       &   311,830 $\pm$ & 78     &      11 $\pm$ & 1  \\
\hline
Bobcat         &   310,926 $\pm$ & 65     &      15 $\pm$ & 1  \\
\hline

\end{tabular}
%\end{center}
%}
%\end{table}

