#
# Global acquisition control.
# Fanned out by the event generator.
# Hardwire the first node to be the event generator.
#
record(bo, "$(P)ACQ:enable") {
    field(DESC, "Enable/disable data acquisition")
    field(DTYP, "PSC Single U32")
    field(OUT,  "@$(PORT) 16951 10")
    field(ZNAM, "Disable")
    field(ONAM, "Enable")
}

record(mbbo, "$(P)ACQ:rate") {
    field(DESC, "Set acquisition speed")
    field(ZRVL, "1")
    field(ZRST, "250 kHz")
    field(ONVL, "5")
    field(ONST, "50 kHz")
    field(TWVL, "25")
    field(TWST, "10 kHz")
    field(THVL, "50")
    field(THST, "5 kHz")
    field(FRVL, "250")
    field(FRST, "1 kHz")
    field(VAL,  "0")
    field(PINI, "YES")
}

#
# Align ADCs with EVR PPS marker
# The actual I/O is done by the per-FPGA records
#
record(longout, "$(P)ADC:align") {
    field(DESC, "Write 1, 100, 10000 to align ADC/PPS")
}

#
# Reset all FPGAs
# The actual I/O is done by the per-FPGA records
#
record(longout, "$(P)FPGA:reboot") {
    field(DESC, "Write 1, 100, 10000 to reboot FPGA")
}
