================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Sep 03 20:07:13 +0800 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         fetching_decoding_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              339
FF:               1011
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.940       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                             | LUT | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                             | 339 | 1011 |     | 128  |      |     |        |      |         |          |        |
|   (inst)                         | 2   | 853  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                | 286 | 133  |     | 128  |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U | 18  | 2    |     |      |      |     |        |      |         |          |        |
|   grp_decode_fu_96               | 26  | 21   |     |      |      |     |        |      |         |          |        |
|   grp_fetch_fu_89                | 7   | 2    |     |      |      |     |        |      |         |          |        |
+----------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.64%  | OK     |
| FD                                                        | 50%       | 0.95%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 10     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.62   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                                             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                                                          |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.060 | control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK | is_running_reg_187_reg[0]/D                              |            4 |          2 |          5.933 |          3.695 |        2.238 |
| Path2 | 4.064 | control_s_axi_U/int_code_ram/mem_reg_3_0_3/CLKBWRCLK | flow_control_loop_delay_pipe_U/ap_loop_init_reg/D        |            4 |          3 |          5.929 |          3.695 |        2.234 |
| Path3 | 4.071 | control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK | ap_loop_exit_ready_pp0_iter1_reg_reg/D                   |            4 |         11 |          5.922 |          3.695 |        2.227 |
| Path4 | 4.071 | control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/D |            4 |         11 |          5.922 |          3.695 |        2.227 |
| Path5 | 4.090 | control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/D   |            4 |         11 |          5.903 |          3.695 |        2.208 |
+-------+-------+------------------------------------------------------+----------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_3                     | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1            | LUT.others.LUT6      |
    | is_running_reg_187_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3              | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_1                     | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/ap_loop_init_reg                   | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT6      |
    | ap_loop_exit_ready_pp0_iter1_reg_reg                              | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1              | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2  | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1  | LUT.others.LUT6      |
    | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]              | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_3                     | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1            | LUT.others.LUT6      |
    | is_running_reg_187_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3              | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_1                     | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/ap_loop_init_reg                   | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT6      |
    | ap_loop_exit_ready_pp0_iter1_reg_reg                              | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1              | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2  | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1  | LUT.others.LUT6      |
    | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]              | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_3                     | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1            | LUT.others.LUT6      |
    | is_running_reg_187_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3              | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_1                     | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/ap_loop_init_reg                   | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT6      |
    | ap_loop_exit_ready_pp0_iter1_reg_reg                              | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1              | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2  | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1  | LUT.others.LUT6      |
    | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]              | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_3                     | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1            | LUT.others.LUT6      |
    | is_running_reg_187_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3              | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_1                     | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/ap_loop_init_reg                   | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT6      |
    | ap_loop_exit_ready_pp0_iter1_reg_reg                              | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1              | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2  | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1  | LUT.others.LUT6      |
    | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]              | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_3                     | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1            | LUT.others.LUT6      |
    | is_running_reg_187_reg[0]                                         | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_3_1_3                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3              | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_loop_init_i_1                     | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/ap_loop_init_reg                   | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1 | LUT.others.LUT6      |
    | ap_loop_exit_ready_pp0_iter1_reg_reg                              | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10             | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4              | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1              | LUT.others.LUT6      |
    | flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg            | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_2                        | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2  | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2  | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1  | LUT.others.LUT6      |
    | grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]              | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------+
| Report Type              | Report Location                                                             |
+--------------------------+-----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fetching_decoding_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fetching_decoding_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fetching_decoding_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fetching_decoding_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fetching_decoding_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fetching_decoding_ip_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------+


