
ubuntu-preinstalled/chfn:     file format elf32-littlearm


Disassembly of section .init:

00001c14 <.init>:
    1c14:	push	{r3, lr}
    1c18:	bl	32e0 <fchmod@plt+0x10a0>
    1c1c:	pop	{r3, pc}

Disassembly of section .plt:

00001c20 <fdopen@plt-0x14>:
    1c20:	push	{lr}		; (str lr, [sp, #-4]!)
    1c24:	ldr	lr, [pc, #4]	; 1c30 <fdopen@plt-0x4>
    1c28:	add	lr, pc, lr
    1c2c:	ldr	pc, [lr, #8]!
    1c30:	andeq	r8, r1, r8, lsl #3

00001c34 <fdopen@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #24, 20	; 0x18000
    1c3c:	ldr	pc, [ip, #392]!	; 0x188

00001c40 <calloc@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #24, 20	; 0x18000
    1c48:	ldr	pc, [ip, #384]!	; 0x180

00001c4c <getpwuid_r@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #24, 20	; 0x18000
    1c54:	ldr	pc, [ip, #376]!	; 0x178

00001c58 <getpwnam@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #24, 20	; 0x18000
    1c60:	ldr	pc, [ip, #368]!	; 0x170

00001c64 <fsync@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #24, 20	; 0x18000
    1c6c:	ldr	pc, [ip, #360]!	; 0x168

00001c70 <is_selinux_enabled@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #24, 20	; 0x18000
    1c78:	ldr	pc, [ip, #352]!	; 0x160

00001c7c <strcmp@plt>:
    1c7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #24, 20	; 0x18000
    1c88:	ldr	pc, [ip, #340]!	; 0x154

00001c8c <pam_start@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #24, 20	; 0x18000
    1c94:	ldr	pc, [ip, #332]!	; 0x14c

00001c98 <__cxa_finalize@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #24, 20	; 0x18000
    1ca0:	ldr	pc, [ip, #324]!	; 0x144

00001ca4 <getlogin@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #24, 20	; 0x18000
    1cac:	ldr	pc, [ip, #316]!	; 0x13c

00001cb0 <strtol@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #24, 20	; 0x18000
    1cb8:	ldr	pc, [ip, #308]!	; 0x134

00001cbc <getpwuid@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #24, 20	; 0x18000
    1cc4:	ldr	pc, [ip, #300]!	; 0x12c

00001cc8 <strcspn@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #24, 20	; 0x18000
    1cd0:	ldr	pc, [ip, #292]!	; 0x124

00001cd4 <setrlimit64@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #24, 20	; 0x18000
    1cdc:	ldr	pc, [ip, #284]!	; 0x11c

00001ce0 <read@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #24, 20	; 0x18000
    1ce8:	ldr	pc, [ip, #276]!	; 0x114

00001cec <fflush@plt>:
    1cec:	add	ip, pc, #0, 12
    1cf0:	add	ip, ip, #24, 20	; 0x18000
    1cf4:	ldr	pc, [ip, #268]!	; 0x10c

00001cf8 <getuid@plt>:
    1cf8:	add	ip, pc, #0, 12
    1cfc:	add	ip, ip, #24, 20	; 0x18000
    1d00:	ldr	pc, [ip, #260]!	; 0x104

00001d04 <free@plt>:
    1d04:			; <UNDEFINED> instruction: 0xe7fd4778
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #24, 20	; 0x18000
    1d10:	ldr	pc, [ip, #248]!	; 0xf8

00001d14 <sgetspent@plt>:
    1d14:			; <UNDEFINED> instruction: 0xe7fd4778
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #24, 20	; 0x18000
    1d20:	ldr	pc, [ip, #236]!	; 0xec

00001d24 <selinux_check_access@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #24, 20	; 0x18000
    1d2c:	ldr	pc, [ip, #228]!	; 0xe4

00001d30 <lckpwdf@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #24, 20	; 0x18000
    1d38:	ldr	pc, [ip, #220]!	; 0xdc

00001d3c <fgets@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #24, 20	; 0x18000
    1d44:	ldr	pc, [ip, #212]!	; 0xd4

00001d48 <ferror@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #24, 20	; 0x18000
    1d50:	ldr	pc, [ip, #204]!	; 0xcc

00001d54 <memcpy@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #24, 20	; 0x18000
    1d5c:	ldr	pc, [ip, #196]!	; 0xc4

00001d60 <signal@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #24, 20	; 0x18000
    1d68:	ldr	pc, [ip, #188]!	; 0xbc

00001d6c <sleep@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #24, 20	; 0x18000
    1d74:	ldr	pc, [ip, #180]!	; 0xb4

00001d78 <stpcpy@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #24, 20	; 0x18000
    1d80:	ldr	pc, [ip, #172]!	; 0xac

00001d84 <dcgettext@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #24, 20	; 0x18000
    1d8c:	ldr	pc, [ip, #164]!	; 0xa4

00001d90 <__strncpy_chk@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #24, 20	; 0x18000
    1d98:	ldr	pc, [ip, #156]!	; 0x9c

00001d9c <strdup@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #24, 20	; 0x18000
    1da4:	ldr	pc, [ip, #148]!	; 0x94

00001da8 <pam_end@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #24, 20	; 0x18000
    1db0:	ldr	pc, [ip, #140]!	; 0x8c

00001db4 <__stack_chk_fail@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #24, 20	; 0x18000
    1dbc:	ldr	pc, [ip, #132]!	; 0x84

00001dc0 <rewind@plt>:
    1dc0:			; <UNDEFINED> instruction: 0xe7fd4778
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #24, 20	; 0x18000
    1dcc:	ldr	pc, [ip, #120]!	; 0x78

00001dd0 <pam_strerror@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #24, 20	; 0x18000
    1dd8:	ldr	pc, [ip, #112]!	; 0x70

00001ddc <unlink@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #24, 20	; 0x18000
    1de4:	ldr	pc, [ip, #104]!	; 0x68

00001de8 <realloc@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #24, 20	; 0x18000
    1df0:	ldr	pc, [ip, #96]!	; 0x60

00001df4 <putgrent@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #24, 20	; 0x18000
    1dfc:	ldr	pc, [ip, #88]!	; 0x58

00001e00 <audit_open@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #24, 20	; 0x18000
    1e08:	ldr	pc, [ip, #80]!	; 0x50

00001e0c <textdomain@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #24, 20	; 0x18000
    1e14:	ldr	pc, [ip, #72]!	; 0x48

00001e18 <chdir@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #24, 20	; 0x18000
    1e20:	ldr	pc, [ip, #64]!	; 0x40

00001e24 <strcasecmp@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #24, 20	; 0x18000
    1e2c:	ldr	pc, [ip, #56]!	; 0x38

00001e30 <geteuid@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #24, 20	; 0x18000
    1e38:	ldr	pc, [ip, #48]!	; 0x30

00001e3c <perror@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #24, 20	; 0x18000
    1e44:	ldr	pc, [ip, #40]!	; 0x28

00001e48 <__fxstat64@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #24, 20	; 0x18000
    1e50:	ldr	pc, [ip, #32]!

00001e54 <__memcpy_chk@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #24, 20	; 0x18000
    1e5c:	ldr	pc, [ip, #24]!

00001e60 <selinux_set_callback@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #24, 20	; 0x18000
    1e68:	ldr	pc, [ip, #16]!

00001e6c <strtoll@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #24, 20	; 0x18000
    1e74:	ldr	pc, [ip, #8]!

00001e78 <waitpid@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #24, 20	; 0x18000
    1e80:	ldr	pc, [ip, #0]!

00001e84 <strcpy@plt>:
    1e84:			; <UNDEFINED> instruction: 0xe7fd4778
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #94208	; 0x17000
    1e90:	ldr	pc, [ip, #4084]!	; 0xff4

00001e94 <chroot@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #94208	; 0x17000
    1e9c:	ldr	pc, [ip, #4076]!	; 0xfec

00001ea0 <matchpathcon@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #94208	; 0x17000
    1ea8:	ldr	pc, [ip, #4068]!	; 0xfe4

00001eac <open64@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #94208	; 0x17000
    1eb4:	ldr	pc, [ip, #4060]!	; 0xfdc

00001eb8 <puts@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #94208	; 0x17000
    1ec0:	ldr	pc, [ip, #4052]!	; 0xfd4

00001ec4 <malloc@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #94208	; 0x17000
    1ecc:	ldr	pc, [ip, #4044]!	; 0xfcc

00001ed0 <__libc_start_main@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #94208	; 0x17000
    1ed8:	ldr	pc, [ip, #4036]!	; 0xfc4

00001edc <strerror@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #94208	; 0x17000
    1ee4:	ldr	pc, [ip, #4028]!	; 0xfbc

00001ee8 <getprevcon@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #94208	; 0x17000
    1ef0:	ldr	pc, [ip, #4020]!	; 0xfb4

00001ef4 <closelog@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #94208	; 0x17000
    1efc:	ldr	pc, [ip, #4012]!	; 0xfac

00001f00 <__gmon_start__@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #94208	; 0x17000
    1f08:	ldr	pc, [ip, #4004]!	; 0xfa4

00001f0c <rename@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #94208	; 0x17000
    1f14:	ldr	pc, [ip, #3996]!	; 0xf9c

00001f18 <getopt_long@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #94208	; 0x17000
    1f20:	ldr	pc, [ip, #3988]!	; 0xf94

00001f24 <kill@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #94208	; 0x17000
    1f2c:	ldr	pc, [ip, #3980]!	; 0xf8c

00001f30 <__ctype_b_loc@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #94208	; 0x17000
    1f38:	ldr	pc, [ip, #3972]!	; 0xf84

00001f3c <getpid@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #94208	; 0x17000
    1f44:	ldr	pc, [ip, #3964]!	; 0xf7c

00001f48 <exit@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #94208	; 0x17000
    1f50:	ldr	pc, [ip, #3956]!	; 0xf74

00001f54 <putpwent@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #94208	; 0x17000
    1f5c:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f60 <feof@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #94208	; 0x17000
    1f68:	ldr	pc, [ip, #3940]!	; 0xf64

00001f6c <strtoul@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #94208	; 0x17000
    1f74:	ldr	pc, [ip, #3932]!	; 0xf5c

00001f78 <strlen@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #94208	; 0x17000
    1f80:	ldr	pc, [ip, #3924]!	; 0xf54

00001f84 <strchr@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #94208	; 0x17000
    1f8c:	ldr	pc, [ip, #3916]!	; 0xf4c

00001f90 <fchown@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #94208	; 0x17000
    1f98:	ldr	pc, [ip, #3908]!	; 0xf44

00001f9c <execve@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #94208	; 0x17000
    1fa4:	ldr	pc, [ip, #3900]!	; 0xf3c

00001fa8 <setreuid@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #94208	; 0x17000
    1fb0:	ldr	pc, [ip, #3892]!	; 0xf34

00001fb4 <getpwnam_r@plt>:
    1fb4:	add	ip, pc, #0, 12
    1fb8:	add	ip, ip, #94208	; 0x17000
    1fbc:	ldr	pc, [ip, #3884]!	; 0xf2c

00001fc0 <setfscreatecon@plt>:
    1fc0:	add	ip, pc, #0, 12
    1fc4:	add	ip, ip, #94208	; 0x17000
    1fc8:	ldr	pc, [ip, #3876]!	; 0xf24

00001fcc <__open64_2@plt>:
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #94208	; 0x17000
    1fd4:	ldr	pc, [ip, #3868]!	; 0xf1c

00001fd8 <__errno_location@plt>:
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #94208	; 0x17000
    1fe0:	ldr	pc, [ip, #3860]!	; 0xf14

00001fe4 <__strcat_chk@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #94208	; 0x17000
    1fec:	ldr	pc, [ip, #3852]!	; 0xf0c

00001ff0 <__sprintf_chk@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #94208	; 0x17000
    1ff8:	ldr	pc, [ip, #3844]!	; 0xf04

00001ffc <snprintf@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #94208	; 0x17000
    2004:	ldr	pc, [ip, #3836]!	; 0xefc

00002008 <__vasprintf_chk@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #94208	; 0x17000
    2010:	ldr	pc, [ip, #3828]!	; 0xef4

00002014 <getgid@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #94208	; 0x17000
    201c:	ldr	pc, [ip, #3820]!	; 0xeec

00002020 <memset@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #94208	; 0x17000
    2028:	ldr	pc, [ip, #3812]!	; 0xee4

0000202c <strncpy@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #94208	; 0x17000
    2034:	ldr	pc, [ip, #3804]!	; 0xedc

00002038 <__printf_chk@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #94208	; 0x17000
    2040:	ldr	pc, [ip, #3796]!	; 0xed4

00002044 <security_getenforce@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #94208	; 0x17000
    204c:	ldr	pc, [ip, #3788]!	; 0xecc

00002050 <__fgets_chk@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #94208	; 0x17000
    2058:	ldr	pc, [ip, #3780]!	; 0xec4

0000205c <link@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #94208	; 0x17000
    2064:	ldr	pc, [ip, #3772]!	; 0xebc

00002068 <write@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #94208	; 0x17000
    2070:	ldr	pc, [ip, #3764]!	; 0xeb4

00002074 <fileno@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #94208	; 0x17000
    207c:	ldr	pc, [ip, #3756]!	; 0xeac

00002080 <__fprintf_chk@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #94208	; 0x17000
    2088:	ldr	pc, [ip, #3748]!	; 0xea4

0000208c <access@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #94208	; 0x17000
    2094:	ldr	pc, [ip, #3740]!	; 0xe9c

00002098 <fclose@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #94208	; 0x17000
    20a0:	ldr	pc, [ip, #3732]!	; 0xe94

000020a4 <setregid@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #94208	; 0x17000
    20ac:	ldr	pc, [ip, #3724]!	; 0xe8c

000020b0 <fcntl64@plt>:
    20b0:	add	ip, pc, #0, 12
    20b4:	add	ip, ip, #94208	; 0x17000
    20b8:	ldr	pc, [ip, #3716]!	; 0xe84

000020bc <__syslog_chk@plt>:
    20bc:	add	ip, pc, #0, 12
    20c0:	add	ip, ip, #94208	; 0x17000
    20c4:	ldr	pc, [ip, #3708]!	; 0xe7c

000020c8 <setlocale@plt>:
    20c8:	add	ip, pc, #0, 12
    20cc:	add	ip, ip, #94208	; 0x17000
    20d0:	ldr	pc, [ip, #3700]!	; 0xe74

000020d4 <fork@plt>:
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #94208	; 0x17000
    20dc:	ldr	pc, [ip, #3692]!	; 0xe6c

000020e0 <ulckpwdf@plt>:
    20e0:			; <UNDEFINED> instruction: 0xe7fd4778
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #94208	; 0x17000
    20ec:	ldr	pc, [ip, #3680]!	; 0xe60

000020f0 <strrchr@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #94208	; 0x17000
    20f8:	ldr	pc, [ip, #3672]!	; 0xe58

000020fc <utime@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #94208	; 0x17000
    2104:	ldr	pc, [ip, #3664]!	; 0xe50

00002108 <audit_log_user_avc_message@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #94208	; 0x17000
    2110:	ldr	pc, [ip, #3656]!	; 0xe48

00002114 <fputc@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #94208	; 0x17000
    211c:	ldr	pc, [ip, #3648]!	; 0xe40

00002120 <setuid@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #94208	; 0x17000
    2128:	ldr	pc, [ip, #3640]!	; 0xe38

0000212c <openlog@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #94208	; 0x17000
    2134:	ldr	pc, [ip, #3632]!	; 0xe30

00002138 <putc@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #94208	; 0x17000
    2140:	ldr	pc, [ip, #3624]!	; 0xe28

00002144 <fopen64@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #94208	; 0x17000
    214c:	ldr	pc, [ip, #3616]!	; 0xe20

00002150 <qsort@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #94208	; 0x17000
    2158:	ldr	pc, [ip, #3608]!	; 0xe18

0000215c <pam_acct_mgmt@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #94208	; 0x17000
    2164:	ldr	pc, [ip, #3600]!	; 0xe10

00002168 <freecon@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #94208	; 0x17000
    2170:	ldr	pc, [ip, #3592]!	; 0xe08

00002174 <bindtextdomain@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #94208	; 0x17000
    217c:	ldr	pc, [ip, #3584]!	; 0xe00

00002180 <umask@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #94208	; 0x17000
    2188:	ldr	pc, [ip, #3576]!	; 0xdf8

0000218c <pam_authenticate@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #94208	; 0x17000
    2194:	ldr	pc, [ip, #3568]!	; 0xdf0

00002198 <fseek@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #94208	; 0x17000
    21a0:	ldr	pc, [ip, #3560]!	; 0xde8

000021a4 <__xstat64@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #94208	; 0x17000
    21ac:	ldr	pc, [ip, #3552]!	; 0xde0

000021b0 <fputs@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #94208	; 0x17000
    21b8:	ldr	pc, [ip, #3544]!	; 0xdd8

000021bc <strncmp@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #94208	; 0x17000
    21c4:	ldr	pc, [ip, #3536]!	; 0xdd0

000021c8 <abort@plt>:
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #94208	; 0x17000
    21d0:	ldr	pc, [ip, #3528]!	; 0xdc8

000021d4 <getc@plt>:
    21d4:	add	ip, pc, #0, 12
    21d8:	add	ip, ip, #94208	; 0x17000
    21dc:	ldr	pc, [ip, #3520]!	; 0xdc0

000021e0 <realpath@plt>:
    21e0:	add	ip, pc, #0, 12
    21e4:	add	ip, ip, #94208	; 0x17000
    21e8:	ldr	pc, [ip, #3512]!	; 0xdb8

000021ec <close@plt>:
    21ec:	add	ip, pc, #0, 12
    21f0:	add	ip, ip, #94208	; 0x17000
    21f4:	ldr	pc, [ip, #3504]!	; 0xdb0

000021f8 <__lxstat64@plt>:
    21f8:	add	ip, pc, #0, 12
    21fc:	add	ip, ip, #94208	; 0x17000
    2200:	ldr	pc, [ip, #3496]!	; 0xda8

00002204 <putspent@plt>:
    2204:	add	ip, pc, #0, 12
    2208:	add	ip, ip, #94208	; 0x17000
    220c:	ldr	pc, [ip, #3488]!	; 0xda0

00002210 <getgrnam@plt>:
    2210:	add	ip, pc, #0, 12
    2214:	add	ip, ip, #94208	; 0x17000
    2218:	ldr	pc, [ip, #3480]!	; 0xd98

0000221c <__snprintf_chk@plt>:
    221c:	add	ip, pc, #0, 12
    2220:	add	ip, ip, #94208	; 0x17000
    2224:	ldr	pc, [ip, #3472]!	; 0xd90

00002228 <strspn@plt>:
    2228:	add	ip, pc, #0, 12
    222c:	add	ip, ip, #94208	; 0x17000
    2230:	ldr	pc, [ip, #3464]!	; 0xd88

00002234 <__assert_fail@plt>:
    2234:	add	ip, pc, #0, 12
    2238:	add	ip, ip, #94208	; 0x17000
    223c:	ldr	pc, [ip, #3456]!	; 0xd80

00002240 <fchmod@plt>:
    2240:	add	ip, pc, #0, 12
    2244:	add	ip, ip, #94208	; 0x17000
    2248:	ldr	pc, [ip, #3448]!	; 0xd78

Disassembly of section .text:

0000224c <setsgent@@Base-0x5c08>:
    224c:	svcmi	0x00f0e92d
    2250:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    2254:	strmi	r8, [r6], -r2, lsl #22
    2258:			; <UNDEFINED> instruction: 0xf8df6808
    225c:			; <UNDEFINED> instruction: 0xf8df1d48
    2260:	ldrbtmi	r2, [r9], #-3400	; 0xfffff2b8
    2264:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    2268:			; <UNDEFINED> instruction: 0xf8dfb085
    226c:	stmpl	sl, {r6, r8, sl, fp, lr}
    2270:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    2274:	ldrbtmi	r3, [ip], #-780	; 0xfffffcf4
    2278:	andsvs	r6, sl, r2, lsl r8
    227c:	andeq	pc, r0, #79	; 0x4f
    2280:			; <UNDEFINED> instruction: 0xf9f6f001
    2284:	stccc	8, cr15, [r8, #-892]!	; 0xfffffc84
    2288:	stccs	8, cr15, [r8, #-892]!	; 0xfffffc84
    228c:	stclt	8, cr15, [r8, #-892]!	; 0xfffffc84
    2290:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    2294:			; <UNDEFINED> instruction: 0xf8df44fb
    2298:	cdp	13, 0, cr10, cr8, cr4, {1}
    229c:			; <UNDEFINED> instruction: 0xf8df2a10
    22a0:	movwls	r9, #40224	; 0x9d20
    22a4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    22a8:	ldmpl	pc!, {r1, r3, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    22ac:	ldrbpl	pc, [pc, r9, lsl #10]!	; <UNPREDICTABLE>
    22b0:	ldmdaeq	pc, {r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    22b4:	andsvs	r3, r8, pc, lsl r7
    22b8:	blx	113e2c6 <putsgent@@Base+0x113620a>
    22bc:	stcne	8, cr15, [r4, #-892]	; 0xfffffc84
    22c0:	ldrbtmi	r2, [r9], #-6
    22c4:	svc	0x0000f7ff
    22c8:	ldclne	8, cr15, [ip], #892	; 0x37c
    22cc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    22d0:	svc	0x0050f7ff
    22d4:			; <UNDEFINED> instruction: 0xf7ff4658
    22d8:			; <UNDEFINED> instruction: 0xf8dfed9a
    22dc:			; <UNDEFINED> instruction: 0x462a0cf0
    22e0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    22e4:	stcllt	8, cr15, [r8], #892	; 0x37c
    22e8:	ldc2	0, cr15, [lr], {1}
    22ec:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    22f0:	stclcc	8, cr15, [r0], #892	; 0x37c
    22f4:	tstcs	r1, r0, asr r2
    22f8:	ldrbtmi	r4, [fp], #1147	; 0x47b
    22fc:			; <UNDEFINED> instruction: 0xf080fab0
    2300:	subsvc	r0, r8, r0, asr #18
    2304:	ldcleq	8, cr15, [r0], {223}	; 0xdf
    2308:			; <UNDEFINED> instruction: 0xf7ff4478
    230c:	movwcs	lr, #3856	; 0xf10
    2310:	movwls	r4, #1626	; 0x65a
    2314:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    2318:			; <UNDEFINED> instruction: 0x46303a10
    231c:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    2320:			; <UNDEFINED> instruction: 0xf0001c43
    2324:	ldmdacs	r7!, {r4, r5, r6, r7, pc}^
    2328:	rschi	pc, r0, r0, lsl #6
    232c:	vceq.i8	q9, q0, <illegal reg q0.5>
    2330:	ldmdacc	r2, {r0, r1, r3, r4, r6, r7, sl, pc}^
    2334:	vadd.i8	d2, d0, d21
    2338:	movwge	r8, #9431	; 0x24d7
    233c:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2340:			; <UNDEFINED> instruction: 0x47184413
    2344:			; <UNDEFINED> instruction: 0xffffffcb
    2348:	andeq	r0, r0, r5, lsr #19
    234c:	andeq	r0, r0, r5, lsr #19
    2350:	andeq	r0, r0, r5, lsr #19
    2354:	andeq	r0, r0, r5, lsr #19
    2358:	andeq	r0, r0, r5, lsr #19
    235c:	andeq	r0, r0, r5, lsr #19
    2360:	andeq	r0, r0, r5, lsr #19
    2364:	andeq	r0, r0, r5, lsr #19
    2368:	andeq	r0, r0, r5, lsr #19
    236c:	andeq	r0, r0, r5, lsr #19
    2370:	andeq	r0, r0, r5, lsr #19
    2374:	andeq	r0, r0, r5, lsr #19
    2378:	andeq	r0, r0, r5, lsr #19
    237c:	andeq	r0, r0, r5, lsr #19
    2380:	andeq	r0, r0, r5, lsr #19
    2384:	andeq	r0, r0, r5, lsr #19
    2388:	andeq	r0, r0, r5, lsr #19
    238c:	andeq	r0, r0, r5, lsr #19
    2390:	andeq	r0, r0, r5, lsr #19
    2394:	andeq	r0, r0, r5, ror r1
    2398:	andeq	r0, r0, r5, lsr #19
    239c:	andeq	r0, r0, r1, asr #2
    23a0:	andeq	r0, r0, r5, lsr #19
    23a4:	andeq	r0, r0, r5, lsr #19
    23a8:	andeq	r0, r0, r5, lsr #19
    23ac:	andeq	r0, r0, r5, lsr #19
    23b0:	andeq	r0, r0, r5, lsr #19
    23b4:	andeq	r0, r0, r5, lsr #19
    23b8:	andeq	r0, r0, fp, lsl #2
    23bc:	andeq	r0, r0, r5, lsr #19
    23c0:	andeq	r0, r0, r5, lsr #19
    23c4:	ldrdeq	r0, [r0], -r3
    23c8:	andeq	r0, r0, r5, lsr #19
    23cc:	andeq	r0, r0, r5, lsr #19
    23d0:	muleq	r0, pc, r9	; <UNPREDICTABLE>
    23d4:	andeq	r0, r0, r5, lsr #19
    23d8:	muleq	r0, r9, r0
    23dc:	blcc	fff40760 <putsgent@@Base+0xfff386a4>
    23e0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23e4:	rsbscs	fp, r7, fp, lsr #18
    23e8:			; <UNDEFINED> instruction: 0xf862f001
    23ec:			; <UNDEFINED> instruction: 0xf0002800
    23f0:			; <UNDEFINED> instruction: 0xf8df84f7
    23f4:	andcs	r1, r1, ip, ror #23
    23f8:	blcc	ffa4077c <putsgent@@Base+0xffa386c0>
    23fc:	rscsvc	pc, pc, #68157440	; 0x4100000
    2400:	bicvc	r4, r8, r9, ror r4
    2404:	stmiapl	r3!, {r4, r6, r9, sl, lr}^
    2408:			; <UNDEFINED> instruction: 0xf7ff6819
    240c:	movwcs	lr, #3600	; 0xe10
    2410:	andcc	pc, r0, r8, lsl #17
    2414:			; <UNDEFINED> instruction: 0xf8dfe77b
    2418:	ldrbtmi	r3, [fp], #-3024	; 0xfffff430
    241c:	stmdblt	fp!, {r0, r1, r3, r4, r6, fp, ip, sp, lr}
    2420:			; <UNDEFINED> instruction: 0xf0012072
    2424:	stmdacs	r0, {r0, r2, r6, fp, ip, sp, lr, pc}
    2428:	ldrbhi	pc, [pc], #0	; 2430 <fchmod@plt+0x1f0>	; <UNPREDICTABLE>
    242c:	blne	fef407b0 <putsgent@@Base+0xfef386f4>
    2430:			; <UNDEFINED> instruction: 0xf8df2001
    2434:			; <UNDEFINED> instruction: 0xf6413bb0
    2438:	ldrbtmi	r7, [r9], #-767	; 0xfffffd01
    243c:	strbmi	r7, [r8], -r8, lsl #3
    2440:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2444:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    2448:	eorsvc	r2, fp, r0, lsl #6
    244c:			; <UNDEFINED> instruction: 0xf8dfe75f
    2450:	ldrbtmi	r1, [r9], #-2976	; 0xfffff460
    2454:	stmdacs	r0, {r3, r6, fp, ip, sp, lr}
    2458:	ldrbhi	pc, [r7], #-0	; <UNPREDICTABLE>
    245c:	bleq	fe5407e0 <putsgent@@Base+0xfe538724>
    2460:	rscsvc	pc, pc, #68157440	; 0x4100000
    2464:	blcc	1f407e8 <putsgent@@Base+0x1f3872c>
    2468:	stceq	0, cr15, [r1], {79}	; 0x4f
    246c:			; <UNDEFINED> instruction: 0xf8814478
    2470:	stmiapl	r1!, {r0, r2, lr, pc}^
    2474:			; <UNDEFINED> instruction: 0xf7ff6809
    2478:	movwcs	lr, #3546	; 0xdda
    247c:	rscspl	pc, pc, r0, lsl #10
    2480:	strb	r7, [r4, -r3, asr #15]
    2484:	blcc	1c40808 <putsgent@@Base+0x1c3874c>
    2488:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    248c:	rsbcs	fp, r8, fp, lsr #18
    2490:			; <UNDEFINED> instruction: 0xf80ef001
    2494:			; <UNDEFINED> instruction: 0xf0002800
    2498:			; <UNDEFINED> instruction: 0xf8df84b2
    249c:			; <UNDEFINED> instruction: 0xf04f1b60
    24a0:			; <UNDEFINED> instruction: 0xf8df0c01
    24a4:			; <UNDEFINED> instruction: 0xf6410b5c
    24a8:	ldrbtmi	r7, [r9], #-767	; 0xfffffd01
    24ac:	blcc	d40830 <putsgent@@Base+0xd38774>
    24b0:			; <UNDEFINED> instruction: 0xf8814478
    24b4:	ldrb	ip, [ip, r4]
    24b8:	blcc	124083c <putsgent@@Base+0x1238780>
    24bc:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    24c0:	rsbcs	fp, r6, fp, lsr #18
    24c4:			; <UNDEFINED> instruction: 0xfff4f000
    24c8:			; <UNDEFINED> instruction: 0xf0002800
    24cc:			; <UNDEFINED> instruction: 0xf8df8493
    24d0:			; <UNDEFINED> instruction: 0xf04f1b38
    24d4:			; <UNDEFINED> instruction: 0xf8df0c01
    24d8:			; <UNDEFINED> instruction: 0xf6410b34
    24dc:	ldrbtmi	r7, [r9], #-767	; 0xfffffd01
    24e0:	blcc	40864 <putsgent@@Base+0x387a8>
    24e4:			; <UNDEFINED> instruction: 0xf8814478
    24e8:	strb	ip, [r2, r3]
    24ec:	movvs	pc, #72, 4	; 0x80000004
    24f0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    24f4:			; <UNDEFINED> instruction: 0xf0404298
    24f8:			; <UNDEFINED> instruction: 0xf8df83f7
    24fc:	andcs	r3, r1, #20, 22	; 0x5000
    2500:	addsvc	r4, sl, fp, ror r4
    2504:			; <UNDEFINED> instruction: 0xf8dfe703
    2508:	ldrbtmi	r3, [fp], #-2828	; 0xfffff4f4
    250c:	blcs	20780 <putsgent@@Base+0x186c4>
    2510:	adcshi	pc, r0, r0, asr #32
    2514:	blcc	40898 <putsgent@@Base+0x387dc>
    2518:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    251c:	vrshr.s64	d20, d19, #64
    2520:			; <UNDEFINED> instruction: 0xf001808b
    2524:			; <UNDEFINED> instruction: 0x4682fa7b
    2528:			; <UNDEFINED> instruction: 0xf0002800
    252c:	stmdavs	r0, {r1, r4, r7, r8, r9, pc}
    2530:	ldc2l	0, cr15, [ip, #-4]
    2534:			; <UNDEFINED> instruction: 0xf8df4681
    2538:			; <UNDEFINED> instruction: 0xf10d3ae4
    253c:	andcs	r0, r0, #80, 16	; 0x500000
    2540:			; <UNDEFINED> instruction: 0xf848447b
    2544:	ldmdavc	sp, {r5, sl, fp, sp}^
    2548:			; <UNDEFINED> instruction: 0xf8dab935
    254c:			; <UNDEFINED> instruction: 0xf7ff6008
    2550:	adcsmi	lr, r0, #212, 22	; 0x35000
    2554:	ldrbthi	pc, [r9], -r0, asr #32	; <UNPREDICTABLE>
    2558:	ldrdpl	pc, [r8], -sl
    255c:	bl	ff340560 <putsgent@@Base+0xff3384a4>
    2560:	andle	r4, r7, r5, lsl #5
    2564:	beq	fee408e8 <putsgent@@Base+0xfee3882c>
    2568:			; <UNDEFINED> instruction: 0xf0034478
    256c:	stmdacs	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    2570:	strhi	pc, [r3, #-64]	; 0xffffffc0
    2574:	bl	ff040578 <putsgent@@Base+0xff0384bc>
    2578:	bl	fe84057c <putsgent@@Base+0xfe8384c0>
    257c:			; <UNDEFINED> instruction: 0xf0002800
    2580:	stmdavs	r1, {r4, r6, sl, pc}
    2584:	strteq	pc, [r0], -r8, lsr #3
    2588:	bcs	fe64090c <putsgent@@Base+0xfe638850>
    258c:	beq	fe640910 <putsgent@@Base+0xfe638854>
    2590:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    2594:			; <UNDEFINED> instruction: 0xf7ff4478
    2598:			; <UNDEFINED> instruction: 0x4605eb7a
    259c:			; <UNDEFINED> instruction: 0xf0002800
    25a0:			; <UNDEFINED> instruction: 0xf8df8088
    25a4:	andcs	r3, r5, #136, 20	; 0x88000
    25a8:	bne	fe14092c <putsgent@@Base+0xfe138870>
    25ac:	stmiapl	r3!, {sp}^
    25b0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    25b4:	bl	ff9c05b8 <putsgent@@Base+0xff9b84fc>
    25b8:	strtmi	r9, [r9], -r9, lsl #22
    25bc:	movwls	r6, #43035	; 0xa81b
    25c0:			; <UNDEFINED> instruction: 0xf8589009
    25c4:			; <UNDEFINED> instruction: 0xf7ff0c20
    25c8:	bls	27d5e0 <putsgent@@Base+0x275524>
    25cc:	strmi	r9, [r1], -sl, lsl #22
    25d0:	tstls	r0, r0, lsr #12
    25d4:			; <UNDEFINED> instruction: 0xf7ff2101
    25d8:	tstcs	r0, r4, asr sp
    25dc:			; <UNDEFINED> instruction: 0xf7ff2006
    25e0:	stmdacs	r0, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    25e4:	orrhi	pc, r3, #0
    25e8:	bl	ff6405ec <putsgent@@Base+0xff638530>
    25ec:	stmdacs	r0, {r2, r9, sl, lr}
    25f0:	cmnhi	sp, #0	; <UNPREDICTABLE>
    25f4:	bne	f40978 <putsgent@@Base+0xf388bc>
    25f8:	ldrbtmi	r2, [r9], #-6
    25fc:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    2600:	ldmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    2604:	bl	ff940608 <putsgent@@Base+0xff93854c>
    2608:	bcs	b4098c <putsgent@@Base+0xb388d0>
    260c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2610:	andcs	r4, r3, r3, lsl #12
    2614:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    2618:	andcs	r4, r6, r1, lsr #12
    261c:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    2620:			; <UNDEFINED> instruction: 0xf7ff4620
    2624:			; <UNDEFINED> instruction: 0xf858eb72
    2628:	tstlt	r0, r0, lsr #24
    262c:			; <UNDEFINED> instruction: 0xf7ff4629
    2630:			; <UNDEFINED> instruction: 0x2001ebbc
    2634:	stc	7, cr15, [r8], {255}	; 0xff
    2638:	eorls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    263c:			; <UNDEFINED> instruction: 0xf0014648
    2640:	strmi	pc, [r2], pc, ror #22
    2644:			; <UNDEFINED> instruction: 0xf47f2800
    2648:			; <UNDEFINED> instruction: 0xf8dfaf76
    264c:	andcs	r3, r5, #224, 18	; 0x380000
    2650:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2654:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2658:			; <UNDEFINED> instruction: 0xf7ff681c
    265c:			; <UNDEFINED> instruction: 0xf8cdeb94
    2660:	strmi	r9, [r2], -r0
    2664:	tstcs	r1, r9, lsl #22
    2668:	ldmdavs	fp, {r5, r9, sl, lr}
    266c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    2670:			; <UNDEFINED> instruction: 0xff96f000
    2674:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2678:			; <UNDEFINED> instruction: 0xf0024478
    267c:			; <UNDEFINED> instruction: 0xf8dffe15
    2680:	ldrbtmi	r0, [r8], #-2500	; 0xfffff63c
    2684:			; <UNDEFINED> instruction: 0xffa6f003
    2688:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    268c:			; <UNDEFINED> instruction: 0xf0024478
    2690:			; <UNDEFINED> instruction: 0xf8dffb45
    2694:	ldrbtmi	r0, [r8], #-2488	; 0xfffff648
    2698:			; <UNDEFINED> instruction: 0xf972f003
    269c:	ldmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    26a0:			; <UNDEFINED> instruction: 0xf0034478
    26a4:			; <UNDEFINED> instruction: 0xf8dff9df
    26a8:	ldrbtmi	r0, [r8], #-2476	; 0xfffff654
    26ac:	cdp2	0, 13, cr15, cr14, cr3, {0}
    26b0:			; <UNDEFINED> instruction: 0x4601e730
    26b4:	stceq	8, cr15, [r0], #-352	; 0xfffffea0
    26b8:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    26bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    26c0:	svcge	0x006ff47f
    26c4:	ldmdavs	r0!, {r0, r9, sl, lr}
    26c8:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    26cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    26d0:	svcge	0x0067f47f
    26d4:	streq	pc, [r4, -r8, lsr #3]
    26d8:	ldmdavs	r0!, {r0, r9, sl, lr}
    26dc:	bl	19406e0 <putsgent@@Base+0x1938624>
    26e0:			; <UNDEFINED> instruction: 0x1010f8da
    26e4:	rscsvc	pc, pc, #68157440	; 0x4100000
    26e8:			; <UNDEFINED> instruction: 0xf7ff4638
    26ec:			; <UNDEFINED> instruction: 0xf8dfeca0
    26f0:			; <UNDEFINED> instruction: 0xf6413968
    26f4:	ldrbtmi	r7, [fp], #-767	; 0xfffffd01
    26f8:			; <UNDEFINED> instruction: 0xf89354bd
    26fc:			; <UNDEFINED> instruction: 0xf1baa003
    2700:			; <UNDEFINED> instruction: 0xf0000f00
    2704:			; <UNDEFINED> instruction: 0x46298150
    2708:			; <UNDEFINED> instruction: 0xf0004638
    270c:	stmdacs	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    2710:			; <UNDEFINED> instruction: 0xf8dfd045
    2714:	ldrbtmi	r3, [fp], #-2376	; 0xfffff6b8
    2718:	blcs	20d8c <putsgent@@Base+0x18cd0>
    271c:	orrhi	pc, ip, r0, asr #32
    2720:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2724:			; <UNDEFINED> instruction: 0xf0004479
    2728:	cmnlt	r0, #3888	; 0xf30	; <UNPREDICTABLE>
    272c:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2730:	ldmibvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2734:			; <UNDEFINED> instruction: 0xf0402b00
    2738:			; <UNDEFINED> instruction: 0xf8df8183
    273c:	ldrbtmi	r1, [r9], #-2348	; 0xfffff6d4
    2740:	cdp2	0, 14, cr15, cr6, cr0, {0}
    2744:			; <UNDEFINED> instruction: 0xf8dfb308
    2748:	ldrbtmi	r3, [fp], #-2340	; 0xfffff6dc
    274c:	blcs	20bc0 <putsgent@@Base+0x18b04>
    2750:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    2754:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2758:			; <UNDEFINED> instruction: 0xf0004479
    275c:			; <UNDEFINED> instruction: 0x4605fed9
    2760:			; <UNDEFINED> instruction: 0xf8dfb198
    2764:	ldrbtmi	r3, [fp], #-2320	; 0xfffff6f0
    2768:	ldmdblt	r3!, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr}^
    276c:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2770:	stmdavc	r3, {r3, r4, r5, r6, sl, lr}
    2774:			; <UNDEFINED> instruction: 0xf0402b00
    2778:			; <UNDEFINED> instruction: 0xf8df8229
    277c:	strtmi	r0, [r9], -r0, lsl #18
    2780:	andpl	pc, r0, #1325400064	; 0x4f000000
    2784:			; <UNDEFINED> instruction: 0xf7ff4478
    2788:			; <UNDEFINED> instruction: 0xf1baec2e
    278c:	tstle	r6, r0, lsl #30
    2790:	stmiapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2794:	stmibvc	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    2798:			; <UNDEFINED> instruction: 0xf0002b00
    279c:			; <UNDEFINED> instruction: 0xf8df8174
    27a0:			; <UNDEFINED> instruction: 0xf8df58e4
    27a4:	ldrbtmi	r1, [sp], #-2276	; 0xfffff71c
    27a8:			; <UNDEFINED> instruction: 0x46284479
    27ac:	stc2	0, cr15, [ip], #-4
    27b0:	vsub.i8	d2, d0, d0
    27b4:			; <UNDEFINED> instruction: 0xf0408117
    27b8:			; <UNDEFINED> instruction: 0xf8df83db
    27bc:			; <UNDEFINED> instruction: 0xf8df58d0
    27c0:	ldrbtmi	r1, [sp], #-2256	; 0xfffff730
    27c4:			; <UNDEFINED> instruction: 0x46284479
    27c8:	ldc2	0, cr15, [lr], {1}
    27cc:	vsub.i8	d2, d0, d0
    27d0:			; <UNDEFINED> instruction: 0xf04080f4
    27d4:			; <UNDEFINED> instruction: 0xf8df8535
    27d8:			; <UNDEFINED> instruction: 0xf8df58bc
    27dc:	ldrbtmi	r1, [sp], #-2236	; 0xfffff744
    27e0:	tstls	sl, r9, ror r4
    27e4:			; <UNDEFINED> instruction: 0xf0014628
    27e8:	stmdbls	sl, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
    27ec:	stmdacs	r0, {r1, r7, r9, sl, lr}
    27f0:	tsthi	ip, #64	; 0x40	; <UNPREDICTABLE>
    27f4:	stmialt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27f8:			; <UNDEFINED> instruction: 0x465844fb
    27fc:	stc2	0, cr15, [r4], {1}
    2800:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2804:	movwhi	pc, #64	; 0x40	; <UNPREDICTABLE>
    2808:	ldmge	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    280c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2810:	ldrbtmi	r4, [r9], #-1274	; 0xfffffb06
    2814:			; <UNDEFINED> instruction: 0xf0014650
    2818:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    281c:	rscshi	pc, r7, r0, lsl #6
    2820:	cmnhi	r4, #64	; 0x40	; <UNPREDICTABLE>
    2824:	stmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2828:	stmge	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    282c:			; <UNDEFINED> instruction: 0xf7ff4478
    2830:	ldrbtmi	lr, [sl], #2980	; 0xba4
    2834:			; <UNDEFINED> instruction: 0xf8df4605
    2838:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
    283c:	bl	fe740840 <putsgent@@Base+0xfe738784>
    2840:			; <UNDEFINED> instruction: 0xf8df4602
    2844:	andls	r0, fp, #112, 16	; 0x700000
    2848:			; <UNDEFINED> instruction: 0xf7ff4478
    284c:			; <UNDEFINED> instruction: 0x4603eb96
    2850:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2854:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
    2858:	bl	fe3c085c <putsgent@@Base+0xfe3b87a0>
    285c:	ldrbmi	r4, [r0], -r3, lsl #13
    2860:	bl	fe2c0864 <putsgent@@Base+0xfe2b87a8>
    2864:	blls	2a9098 <putsgent@@Base+0x2a0fdc>
    2868:	strtmi	r4, [fp], #-1045	; 0xfffffbeb
    286c:	streq	lr, [fp, #-2819]	; 0xfffff4fd
    2870:	cfldrdcs	mvd4, [r0, #-20]	; 0xffffffec
    2874:	rschi	pc, sl, r0, lsl #4
    2878:	mulcc	r0, sl, r8
    287c:			; <UNDEFINED> instruction: 0xf0402b00
    2880:			; <UNDEFINED> instruction: 0xf8df80e1
    2884:	ldrbtmi	r2, [sl], #-2104	; 0xfffff7c8
    2888:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    288c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2890:	ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2894:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    2898:	ldrbtmi	r9, [sp], #-517	; 0xfffffdfb
    289c:	strls	r9, [r4, #-6]
    28a0:	stmdagt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28a4:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28a8:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    28ac:			; <UNDEFINED> instruction: 0xf8df44fc
    28b0:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
    28b4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    28b8:	andls	r2, r1, r2, lsl #24
    28bc:	andcs	r4, r1, #2097152000	; 0x7d000000
    28c0:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    28c4:	stc	7, cr15, [sl], #1020	; 0x3fc
    28c8:			; <UNDEFINED> instruction: 0xf7ff2000
    28cc:	stmdacs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    28d0:	msrhi	CPSR_fx, #64	; 0x40
    28d4:			; <UNDEFINED> instruction: 0xf8baf001
    28d8:	ldc2l	0, cr15, [r4], #8
    28dc:			; <UNDEFINED> instruction: 0xf0002800
    28e0:			; <UNDEFINED> instruction: 0xf8df82b1
    28e4:	strdcs	r3, [r2], #-116	; 0xffffff8c
    28e8:	beq	7ea2c <putsgent@@Base+0x76970>
    28ec:			; <UNDEFINED> instruction: 0xf883447b
    28f0:			; <UNDEFINED> instruction: 0xf002a000
    28f4:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    28f8:	adcshi	pc, ip, #0
    28fc:			; <UNDEFINED> instruction: 0xf0024648
    2900:	strmi	pc, [r5], -pc, ror #25
    2904:			; <UNDEFINED> instruction: 0xf0002800
    2908:	sfmgt	f0, 1, [pc, #-820]	; 25dc <fchmod@plt+0x39c>
    290c:	stmia	ip!, {r2, r4, r5, r7, r9, sl, lr}
    2910:	ldm	r5, {r0, r1, r2, r3}
    2914:	stm	ip, {r0, r1, r2}
    2918:	ldrtmi	r0, [r0], -r7
    291c:			; <UNDEFINED> instruction: 0xf0026137
    2920:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2924:	sbcshi	pc, r8, #0
    2928:	ldc2	0, cr15, [r2, #-8]
    292c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2930:	ldrbhi	pc, [sl], #-0	; <UNPREDICTABLE>
    2934:	ldc2	0, cr15, [r2, #-8]
    2938:	stmdacs	r0, {r0, r2, r9, sl, lr}
    293c:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    2940:			; <UNDEFINED> instruction: 0x3798f8df
    2944:	andcs	r2, r6, r0, lsl #2
    2948:	andsvc	r4, r9, fp, ror r4
    294c:	bl	fef40950 <putsgent@@Base+0xfef38894>
    2950:			; <UNDEFINED> instruction: 0xf0002800
    2954:			; <UNDEFINED> instruction: 0xf7ff808f
    2958:	strmi	lr, [r4], -r2, lsr #20
    295c:			; <UNDEFINED> instruction: 0xf0002800
    2960:			; <UNDEFINED> instruction: 0xf8df8089
    2964:	andcs	r1, r6, ip, ror r7
    2968:			; <UNDEFINED> instruction: 0xf7ff4479
    296c:			; <UNDEFINED> instruction: 0xf8dfebae
    2970:			; <UNDEFINED> instruction: 0x464b2774
    2974:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2978:			; <UNDEFINED> instruction: 0xf7ff2006
    297c:	strtmi	lr, [r1], -r0, lsr #23
    2980:			; <UNDEFINED> instruction: 0xf7ff2006
    2984:	strtmi	lr, [r0], -r2, lsr #23
    2988:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    298c:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    2990:			; <UNDEFINED> instruction: 0xf0024478
    2994:			; <UNDEFINED> instruction: 0x2001fabd
    2998:	blx	18be9aa <putsgent@@Base+0x18b68ee>
    299c:	b	feac09a0 <putsgent@@Base+0xfeab88e4>
    29a0:			; <UNDEFINED> instruction: 0xf7ff2000
    29a4:			; <UNDEFINED> instruction: 0xf8dfead2
    29a8:	ldrtmi	r1, [r8], -r4, asr #14
    29ac:			; <UNDEFINED> instruction: 0xf0004479
    29b0:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    29b4:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    29b8:			; <UNDEFINED> instruction: 0xf8dfe6ea
    29bc:	andcs	r3, r5, #112, 12	; 0x7000000
    29c0:			; <UNDEFINED> instruction: 0x172cf8df
    29c4:	stmiapl	r3!, {sp}^
    29c8:			; <UNDEFINED> instruction: 0xf8d34479
    29cc:			; <UNDEFINED> instruction: 0xf7ffa000
    29d0:	blls	27d140 <putsgent@@Base+0x275084>
    29d4:	strls	r2, [r0, #-257]	; 0xfffffeff
    29d8:			; <UNDEFINED> instruction: 0x4602681b
    29dc:			; <UNDEFINED> instruction: 0xf7ff4650
    29e0:	usat	lr, #24, r0, asr #22
    29e4:			; <UNDEFINED> instruction: 0x3644f8df
    29e8:			; <UNDEFINED> instruction: 0xf8df2205
    29ec:	andcs	r1, r0, r8, lsl #14
    29f0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    29f4:	ldrdge	pc, [r0], -r3
    29f8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29fc:	tstcs	r1, r9, lsl #22
    2a00:	ldmdavs	fp, {r8, sl, ip, pc}
    2a04:	ldrbmi	r4, [r0], -r2, lsl #12
    2a08:	bl	ec0a0c <putsgent@@Base+0xeb8950>
    2a0c:			; <UNDEFINED> instruction: 0xf8dfe6d5
    2a10:			; <UNDEFINED> instruction: 0x4628361c
    2a14:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    2a18:	stmiapl	r3!, {r0, r2, r9, sp}^
    2a1c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2a20:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a24:	tstcs	r1, r9, lsl #22
    2a28:	andge	pc, r0, sp, asr #17
    2a2c:			; <UNDEFINED> instruction: 0x4602681b
    2a30:			; <UNDEFINED> instruction: 0xf7ff4628
    2a34:	ldrbt	lr, [r5], r6, lsr #22
    2a38:	ldrbt	r2, [r4], -r0, lsl #2
    2a3c:	str	r2, [ip], r0, lsl #2
    2a40:	ldrbt	r2, [sp], -r0, lsl #2
    2a44:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    2a48:			; <UNDEFINED> instruction: 0xe71d447a
    2a4c:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2a50:			; <UNDEFINED> instruction: 0xf8df2205
    2a54:	andcs	r1, r0, ip, lsr #13
    2a58:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2a5c:			; <UNDEFINED> instruction: 0xf7ff681c
    2a60:	blls	27d0b0 <putsgent@@Base+0x274ff4>
    2a64:	ldmdavs	fp, {r0, r8, sp}
    2a68:	strtmi	r4, [r0], -r2, lsl #12
    2a6c:	bl	240a70 <putsgent@@Base+0x2389b4>
    2a70:	ldc2	0, cr15, [r6]
    2a74:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    2a78:	tstcs	r1, fp, asr #12
    2a7c:	ldrbtmi	r2, [sl], #-6
    2a80:	bl	740a84 <putsgent@@Base+0x7389c8>
    2a84:	stmibvc	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}^
    2a88:			; <UNDEFINED> instruction: 0xf47f2b00
    2a8c:	stmdbvc	fp!, {r3, r7, r9, sl, fp, sp, pc}
    2a90:			; <UNDEFINED> instruction: 0xf47f2b00
    2a94:			; <UNDEFINED> instruction: 0xf895ae84
    2a98:			; <UNDEFINED> instruction: 0xf1baa005
    2a9c:			; <UNDEFINED> instruction: 0xf47f0f00
    2aa0:			; <UNDEFINED> instruction: 0xf8dfae7e
    2aa4:	andcs	r1, r5, #100, 12	; 0x6400000
    2aa8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    2aac:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ab0:	strmi	r4, [r1], -sl, asr #12
    2ab4:			; <UNDEFINED> instruction: 0xf7ff2001
    2ab8:			; <UNDEFINED> instruction: 0xf8dfeac0
    2abc:	andcs	r1, r5, #80, 12	; 0x5000000
    2ac0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    2ac4:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ac8:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2acc:	ldmdblt	r3!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    2ad0:			; <UNDEFINED> instruction: 0xf0002066
    2ad4:	strmi	pc, [r5], -sp, ror #25
    2ad8:			; <UNDEFINED> instruction: 0xf0002800
    2adc:			; <UNDEFINED> instruction: 0xf8df813f
    2ae0:	andcs	r1, r5, #48, 12	; 0x3000000
    2ae4:	ldrbtmi	r2, [r9], #-0
    2ae8:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aec:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    2af0:			; <UNDEFINED> instruction: 0xf8df4602
    2af4:	ldrbtmi	r0, [r8], #-1568	; 0xfffff9e0
    2af8:	blx	feb3eb04 <putsgent@@Base+0xfeb36a48>
    2afc:			; <UNDEFINED> instruction: 0x3618f8df
    2b00:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b04:	rsbscs	fp, r2, r3, lsr r9
    2b08:	ldc2l	0, cr15, [r2], {0}
    2b0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2b10:	teqhi	ip, r0	; <UNPREDICTABLE>
    2b14:			; <UNDEFINED> instruction: 0x1604f8df
    2b18:	andcs	r2, r0, r5, lsl #4
    2b1c:			; <UNDEFINED> instruction: 0xf7ff4479
    2b20:	vst2.8	{d30,d32}, [pc :256], r2
    2b24:	strmi	r5, [r2], -r0, lsl #2
    2b28:	ldrbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2b2c:			; <UNDEFINED> instruction: 0xf0014478
    2b30:			; <UNDEFINED> instruction: 0xf8dffa91
    2b34:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    2b38:	ldmdblt	r3!, {r0, r1, r3, r4, r6, fp, ip, sp, lr}
    2b3c:			; <UNDEFINED> instruction: 0xf0002077
    2b40:			; <UNDEFINED> instruction: 0x4605fcb7
    2b44:			; <UNDEFINED> instruction: 0xf0002800
    2b48:			; <UNDEFINED> instruction: 0xf8df8136
    2b4c:	andcs	r1, r5, #220, 10	; 0x37000000
    2b50:	ldrbtmi	r2, [r9], #-0
    2b54:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b58:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    2b5c:			; <UNDEFINED> instruction: 0xf8df4602
    2b60:	ldrbtmi	r0, [r8], #-1484	; 0xfffffa34
    2b64:	blx	1dbeb70 <putsgent@@Base+0x1db6ab4>
    2b68:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    2b6c:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2b70:	rsbcs	fp, r8, r3, lsr r9
    2b74:	ldc2	0, cr15, [ip], {0}
    2b78:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2b7c:	sbcshi	pc, r6, r0
    2b80:	ldrne	pc, [r0, #2271]!	; 0x8df
    2b84:	andcs	r2, r0, r5, lsl #4
    2b88:			; <UNDEFINED> instruction: 0xf7ff4479
    2b8c:	vst2.<illegal width 64>	{d30-d31}, [pc :256], ip
    2b90:	strmi	r5, [r2], -r0, lsl #2
    2b94:	streq	pc, [r0, #2271]!	; 0x8df
    2b98:			; <UNDEFINED> instruction: 0xf0014478
    2b9c:			; <UNDEFINED> instruction: 0xf8dffa5b
    2ba0:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
    2ba4:	blcs	20d18 <putsgent@@Base+0x18c5c>
    2ba8:	cfldrdge	mvd15, [r9, #252]!	; 0xfc
    2bac:	ldrne	pc, [r0, #2271]	; 0x8df
    2bb0:	andcs	r2, r0, r5, lsl #4
    2bb4:			; <UNDEFINED> instruction: 0xf7ff4479
    2bb8:	vst2.<illegal width 64>	{d30-d31}, [pc :128], r6
    2bbc:	strmi	r5, [r2], -r0, lsl #2
    2bc0:	streq	pc, [r0, #2271]	; 0x8df
    2bc4:			; <UNDEFINED> instruction: 0xf0014478
    2bc8:	strb	pc, [r8, #2629]!	; 0xa45	; <UNPREDICTABLE>
    2bcc:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2bd0:	andpl	pc, r0, #1325400064	; 0x4f000000
    2bd4:			; <UNDEFINED> instruction: 0xf7ff4479
    2bd8:	strb	lr, [lr, #2566]	; 0xa06
    2bdc:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2be0:			; <UNDEFINED> instruction: 0xf8df2205
    2be4:	stmiapl	r3!, {r3, r5, r6, r8, sl, ip}^
    2be8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2bec:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bf0:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2bf4:	andls	r9, r9, sl, lsl #6
    2bf8:	blx	17bec0a <putsgent@@Base+0x17b6b4e>
    2bfc:	blls	2a9428 <putsgent@@Base+0x2a136c>
    2c00:	strtmi	r4, [r0], -r1, lsl #12
    2c04:	ldrbmi	r9, [r1], -r0, lsl #2
    2c08:	b	ec0c0c <putsgent@@Base+0xeb8b50>
    2c0c:	andcs	r4, r6, r9, lsr #12
    2c10:	b	16c0c14 <putsgent@@Base+0x16b8b58>
    2c14:	suble	r2, lr, r0, lsl #16
    2c18:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c1c:	stmdacs	r0, {r2, r9, sl, lr}
    2c20:			; <UNDEFINED> instruction: 0xf8dfd049
    2c24:	andcs	r1, r6, ip, lsr #10
    2c28:			; <UNDEFINED> instruction: 0xf7ff4479
    2c2c:			; <UNDEFINED> instruction: 0xf002ea4e
    2c30:			; <UNDEFINED> instruction: 0xf8dffb43
    2c34:	ldrbmi	r2, [r1], -r0, lsr #10
    2c38:			; <UNDEFINED> instruction: 0x4603447a
    2c3c:			; <UNDEFINED> instruction: 0xf7ff2003
    2c40:			; <UNDEFINED> instruction: 0x4621ea3e
    2c44:			; <UNDEFINED> instruction: 0xf7ff2006
    2c48:	strtmi	lr, [r0], -r0, asr #20
    2c4c:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c50:	blmi	ffdbc630 <putsgent@@Base+0xffdb4574>
    2c54:			; <UNDEFINED> instruction: 0xf8df2205
    2c58:	stmiapl	r3!, {r8, sl, ip}^
    2c5c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2c60:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c64:	tstcs	r1, r9, lsl #22
    2c68:			; <UNDEFINED> instruction: 0x4602681b
    2c6c:			; <UNDEFINED> instruction: 0xf7ff4620
    2c70:	ldrbmi	lr, [r1], -r8, lsl #20
    2c74:			; <UNDEFINED> instruction: 0xf7ff2006
    2c78:	teqlt	r8, #40, 20	; 0x28000
    2c7c:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c80:	tstlt	r8, #4, 12	; 0x400000
    2c84:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2c88:	ldrbtmi	r2, [r9], #-6
    2c8c:	b	740c90 <putsgent@@Base+0x738bd4>
    2c90:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c94:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2c98:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2c9c:	andcs	r4, r4, r3, lsl #12
    2ca0:	b	340ca4 <putsgent@@Base+0x338be8>
    2ca4:	andcs	r4, r6, r1, lsr #12
    2ca8:	b	3c0cac <putsgent@@Base+0x3b8bf0>
    2cac:			; <UNDEFINED> instruction: 0xf7ff4620
    2cb0:			; <UNDEFINED> instruction: 0xf000e82c
    2cb4:			; <UNDEFINED> instruction: 0xf002fc75
    2cb8:			; <UNDEFINED> instruction: 0xf8dffaff
    2cbc:	smlatbcs	r1, r8, r4, r2
    2cc0:			; <UNDEFINED> instruction: 0x4603447a
    2cc4:			; <UNDEFINED> instruction: 0xf7ff2003
    2cc8:			; <UNDEFINED> instruction: 0xe639e9fa
    2ccc:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cd0:	ldrcs	pc, [r4], #2271	; 0x8df
    2cd4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2cd8:	andcs	r4, r4, r3, lsl #12
    2cdc:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce0:	andcs	lr, r0, r7, ror #15
    2ce4:	blx	183ecee <putsgent@@Base+0x1836c32>
    2ce8:			; <UNDEFINED> instruction: 0xf0002002
    2cec:			; <UNDEFINED> instruction: 0x4629fb5d
    2cf0:	stceq	8, cr15, [r0], #-352	; 0xfffffea0
    2cf4:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf8:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2cfc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2d00:	andcs	r4, r3, r3, lsl #12
    2d04:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d08:			; <UNDEFINED> instruction: 0xf8dfe48d
    2d0c:	andcs	r1, r5, #100, 8	; 0x64000000
    2d10:	ldrbtmi	r4, [r9], #-3014	; 0xfffff43a
    2d14:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    2d18:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d1c:	tstcs	r1, r9, lsl #22
    2d20:			; <UNDEFINED> instruction: 0x4602681b
    2d24:			; <UNDEFINED> instruction: 0xf7ff4620
    2d28:	str	lr, [r2], #2476	; 0x9ac
    2d2c:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2d30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d34:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d38:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2d3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d40:	strtmi	r4, [r8], -r3, lsl #12
    2d44:			; <UNDEFINED> instruction: 0xf7ff461d
    2d48:			; <UNDEFINED> instruction: 0xf8dfe81e
    2d4c:			; <UNDEFINED> instruction: 0x46293430
    2d50:			; <UNDEFINED> instruction: 0x4602447b
    2d54:			; <UNDEFINED> instruction: 0xf7ff2001
    2d58:			; <UNDEFINED> instruction: 0xe720e970
    2d5c:	strtne	pc, [r0], #-2271	; 0xfffff721
    2d60:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d64:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d68:	ldrne	pc, [r8], #-2271	; 0xfffff721
    2d6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d70:	strtmi	r4, [r8], -r3, lsl #12
    2d74:			; <UNDEFINED> instruction: 0xf7ff461d
    2d78:			; <UNDEFINED> instruction: 0xf8dfe806
    2d7c:	strtmi	r3, [r9], -ip, lsl #8
    2d80:			; <UNDEFINED> instruction: 0x4602447b
    2d84:			; <UNDEFINED> instruction: 0xf7ff2001
    2d88:	ssat	lr, #24, r8, asr #18
    2d8c:	andcs	r4, r5, #4177920	; 0x3fc000
    2d90:			; <UNDEFINED> instruction: 0xf7fe4479
    2d94:	ldmibmi	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    2d98:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d9c:	strtmi	r4, [r8], -r3, lsl #12
    2da0:			; <UNDEFINED> instruction: 0xf7fe461d
    2da4:	blmi	ffefed6c <putsgent@@Base+0xffef6cb0>
    2da8:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    2dac:	andcs	r4, r1, r2, lsl #12
    2db0:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db4:	ldmibmi	r8!, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    2db8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2dbc:	svc	0x00e2f7fe
    2dc0:	andcs	r4, r5, #4030464	; 0x3d8000
    2dc4:			; <UNDEFINED> instruction: 0x46034479
    2dc8:	ldrmi	r4, [sp], -r8, lsr #12
    2dcc:	svc	0x00daf7fe
    2dd0:			; <UNDEFINED> instruction: 0x46294bf3
    2dd4:			; <UNDEFINED> instruction: 0x4602447b
    2dd8:			; <UNDEFINED> instruction: 0xf7ff2001
    2ddc:	strb	lr, [r3], lr, lsr #18
    2de0:	andcs	r4, r5, #240, 18	; 0x3c0000
    2de4:	ldrbtmi	r4, [r9], #-2961	; 0xfffff46f
    2de8:	stmibmi	pc!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    2dec:	blmi	fe3cb608 <putsgent@@Base+0xfe3c354c>
    2df0:			; <UNDEFINED> instruction: 0xe78f4479
    2df4:	andcs	r4, r5, #3883008	; 0x3b4000
    2df8:	ldrbtmi	r4, [r9], #-2956	; 0xfffff474
    2dfc:	stmibmi	ip!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    2e00:	blmi	fe28b61c <putsgent@@Base+0xfe283560>
    2e04:			; <UNDEFINED> instruction: 0xe7854479
    2e08:	andcs	r4, r5, #136, 22	; 0x22000
    2e0c:	ldrbmi	r4, [r0], -r9, ror #19
    2e10:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2e14:			; <UNDEFINED> instruction: 0xf7fe681c
    2e18:			; <UNDEFINED> instruction: 0xf8cdefb6
    2e1c:	strmi	fp, [r2], -r0
    2e20:	stmibmi	r5!, {r5, sl, sp, lr, pc}^
    2e24:	blmi	fe04b640 <putsgent@@Base+0xfe043584>
    2e28:			; <UNDEFINED> instruction: 0xe7734479
    2e2c:	andcs	r4, r5, #3719168	; 0x38c000
    2e30:	ldrbtmi	r4, [r9], #-2942	; 0xfffff482
    2e34:	andcs	r5, r0, r3, ror #17
    2e38:			; <UNDEFINED> instruction: 0xf7fe681c
    2e3c:	strls	lr, [r0, #-4004]	; 0xfffff05c
    2e40:	str	r4, [pc], #-1538	; 2e48 <fchmod@plt+0xc08>
    2e44:	andcs	r4, r5, #123904	; 0x1e400
    2e48:	stmiapl	r3!, {r0, r2, r3, r4, r6, r7, r8, fp, lr}^
    2e4c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2e50:	svc	0x0098f7fe
    2e54:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2e58:	andls	r9, r9, sl, lsl #6
    2e5c:	blx	b3ee6c <putsgent@@Base+0xb36db0>
    2e60:	blls	2a968c <putsgent@@Base+0x2a15d0>
    2e64:	strtmi	r4, [r0], -r1, lsl #12
    2e68:	mrscs	r9, (UNDEF: 17)
    2e6c:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e70:	blx	fe5bee7a <putsgent@@Base+0xfe5b6dbe>
    2e74:	andcs	r4, r5, #111616	; 0x1b400
    2e78:	stmiapl	r3!, {r1, r4, r6, r7, r8, fp, lr}^
    2e7c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2e80:	svc	0x0080f7fe
    2e84:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2e88:	andls	r9, r9, sl, lsl #6
    2e8c:	blx	53ee9c <putsgent@@Base+0x536de0>
    2e90:	blls	2a96bc <putsgent@@Base+0x2a1600>
    2e94:	strtmi	r4, [r0], -r1, lsl #12
    2e98:	ldrbmi	r9, [r1], -r0, lsl #2
    2e9c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea0:	blx	1fbeeaa <putsgent@@Base+0x1fb6dee>
    2ea4:	andcs	r4, r5, #99328	; 0x18400
    2ea8:	stmiapl	r3!, {r0, r1, r2, r6, r7, r8, fp, lr}^
    2eac:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2eb0:	svc	0x0068f7fe
    2eb4:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2eb8:	andls	r9, r9, sl, lsl #6
    2ebc:			; <UNDEFINED> instruction: 0xf9fcf002
    2ec0:	blls	2a96ec <putsgent@@Base+0x2a1630>
    2ec4:	andls	pc, r0, sp, asr #17
    2ec8:	strtmi	r4, [r0], -r1, lsl #12
    2ecc:	ldrbmi	r9, [r1], -r1, lsl #2
    2ed0:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed4:	blx	193eede <putsgent@@Base+0x1936e22>
    2ed8:	andcs	r4, r5, #84, 22	; 0x15000
    2edc:	stmiapl	r3!, {r0, r1, r3, r4, r5, r7, r8, fp, lr}^
    2ee0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2ee4:	svc	0x004ef7fe
    2ee8:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2eec:	andls	r9, r9, sl, lsl #6
    2ef0:			; <UNDEFINED> instruction: 0xf9e2f002
    2ef4:	stcne	8, cr15, [r0], #-352	; 0xfffffea0
    2ef8:	blls	2a9724 <putsgent@@Base+0x2a1668>
    2efc:	ldrbmi	r9, [r1], -r1, lsl #2
    2f00:	strtmi	r4, [r8], -r4, lsl #12
    2f04:			; <UNDEFINED> instruction: 0xf7ff9400
    2f08:			; <UNDEFINED> instruction: 0xe6d2e8bc
    2f0c:	andcs	r4, r5, #72704	; 0x11c00
    2f10:	strtmi	r4, [r8], -pc, lsr #19
    2f14:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2f18:			; <UNDEFINED> instruction: 0xf7fe681c
    2f1c:			; <UNDEFINED> instruction: 0xf8cdef34
    2f20:	strmi	sl, [r2], -r0
    2f24:	bllt	fe7c0f28 <putsgent@@Base+0xfe7b8e6c>
    2f28:	andcs	r4, r5, #2785280	; 0x2a8000
    2f2c:	ldrbtmi	r2, [r9], #-0
    2f30:	svc	0x0028f7fe
    2f34:	stmiapl	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    2f38:			; <UNDEFINED> instruction: 0xf7ff6819
    2f3c:	tstcs	r0, sl, lsr r9
    2f40:			; <UNDEFINED> instruction: 0xf7ff2006
    2f44:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    2f48:	orrhi	pc, r5, r0
    2f4c:	svc	0x0026f7fe
    2f50:	stmdacs	r0, {r2, r9, sl, lr}
    2f54:	cmnhi	pc, r0	; <UNPREDICTABLE>
    2f58:	mulcs	r6, pc, r9	; <UNPREDICTABLE>
    2f5c:			; <UNDEFINED> instruction: 0xf7ff4479
    2f60:	bmi	fe7bd238 <putsgent@@Base+0xfe7b517c>
    2f64:	andcs	r2, r3, r1, lsl #2
    2f68:			; <UNDEFINED> instruction: 0xf7ff447a
    2f6c:	ldr	lr, [r9], r8, lsr #17
    2f70:	andcs	r4, r5, #2539520	; 0x26c000
    2f74:	ldrbtmi	r4, [r9], #-2861	; 0xfffff4d3
    2f78:	ldmibmi	sl, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    2f7c:	blmi	acb798 <putsgent@@Base+0xac36dc>
    2f80:	ldrbtmi	r2, [r9], #-0
    2f84:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    2f88:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2f8c:	tstcs	r1, r9, lsl #22
    2f90:			; <UNDEFINED> instruction: 0x4602681b
    2f94:			; <UNDEFINED> instruction: 0xf7ff4620
    2f98:			; <UNDEFINED> instruction: 0xf7fee874
    2f9c:	andcs	lr, r1, ip, lsr #31
    2fa0:	svc	0x00d2f7fe
    2fa4:	andeq	r7, r1, r2, asr fp
    2fa8:	andeq	r0, r0, r8, lsl r2
    2fac:	andeq	r7, r1, lr, lsr fp
    2fb0:	andeq	r0, r0, r0, lsr #4
    2fb4:	andeq	r7, r1, sl, ror sp
    2fb8:	andeq	r6, r0, r4, ror r2
    2fbc:	andeq	sp, r1, r8, ror #20
    2fc0:	andeq	pc, r1, r6, ror #20
    2fc4:	andeq	r6, r0, sl, ror #8
    2fc8:	andeq	r6, r0, r2, asr #3
    2fcc:	andeq	r6, r0, r2, asr #3
    2fd0:	andeq	r6, r0, lr, asr #3
    2fd4:	andeq	r9, r1, ip, lsl #20
    2fd8:	andeq	r6, r0, r0, lsr #3
    2fdc:	andeq	r9, r1, r4, lsr #18
    2fe0:	andeq	r9, r1, r4, lsl #18
    2fe4:	andeq	r0, r0, r4, asr #4
    2fe8:	andeq	r9, r1, sl, ror #17
    2fec:	andeq	r9, r1, sl, asr #17
    2ff0:			; <UNDEFINED> instruction: 0x000198b2
    2ff4:	andeq	r9, r1, r0, lsr #17
    2ff8:	andeq	r9, r1, ip, ror r8
    2ffc:	andeq	r9, r1, sl, asr r8
    3000:	andeq	fp, r1, ip, asr r8
    3004:	andeq	r9, r1, r8, asr #16
    3008:	andeq	r9, r1, r6, lsr #16
    300c:	andeq	r1, r2, r8, lsr #16
    3010:	andeq	r9, r1, r4, lsl #16
    3014:	strdeq	r9, [r1], -sl
    3018:	andeq	r0, r0, ip, lsl r2
    301c:	andeq	r9, r1, r4, asr #15
    3020:	andeq	r5, r0, r0, asr #30
    3024:	andeq	r7, r1, r2, ror sl
    3028:	andeq	r5, r0, r4, lsl pc
    302c:	andeq	r0, r0, r4, lsr #4
    3030:	andeq	r6, r0, r0, asr r0
    3034:	andeq	r5, r0, lr, ror lr
    3038:	andeq	r6, r0, lr, lsl sp
    303c:	andeq	r5, r0, sl, lsr #30
    3040:	andeq	r5, r0, r0, ror #28
    3044:	andeq	r5, r0, r2, ror lr
    3048:	andeq	r5, r0, r4, lsl #29
    304c:	muleq	r0, r6, lr
    3050:	andeq	r5, r0, r8, lsr #29
    3054:			; <UNDEFINED> instruction: 0x00005eba
    3058:	andeq	r9, r1, lr, lsl #12
    305c:	andeq	r9, r1, lr, ror #11
    3060:	andeq	pc, r1, r8, ror #11
    3064:	ldrdeq	r9, [r1], -r4
    3068:	andeq	sp, r1, lr, asr #11
    306c:			; <UNDEFINED> instruction: 0x000195ba
    3070:			; <UNDEFINED> instruction: 0x0001b5b4
    3074:	muleq	r1, lr, r5
    3078:	muleq	r1, ip, r5
    307c:	andeq	r9, r1, r8, lsl #11
    3080:	andeq	r9, r1, r0, ror r5
    3084:	andeq	r1, r2, r6, ror #10
    3088:	andeq	r5, r0, r8, lsl #30
    308c:	andeq	pc, r1, sl, asr #10
    3090:	andeq	r5, r0, ip, ror #29
    3094:	andeq	sp, r1, lr, lsr #10
    3098:	ldrdeq	r5, [r0], -r0
    309c:	andeq	fp, r1, r4, lsl r5
    30a0:	strdeq	r9, [r1], -ip
    30a4:	andeq	r5, r0, sl, lsl sl
    30a8:	andeq	r1, r2, r0, ror #9
    30ac:	ldrdeq	r9, [r1], -sl
    30b0:	ldrdeq	pc, [r1], -r2
    30b4:	andeq	sp, r1, r4, asr #9
    30b8:			; <UNDEFINED> instruction: 0x0001b4b6
    30bc:	andeq	r5, r0, r6, lsr #29
    30c0:	andeq	r9, r1, r6, ror r4
    30c4:	andeq	fp, r1, r2, ror r4
    30c8:	andeq	sp, r1, r0, ror #8
    30cc:	andeq	pc, r1, sl, asr r4	; <UNPREDICTABLE>
    30d0:	andeq	r1, r2, r8, asr r4
    30d4:	andeq	r5, r0, ip, lsr pc
    30d8:	andeq	r9, r1, r8, lsl r4
    30dc:			; <UNDEFINED> instruction: 0x000193bc
    30e0:	andeq	r5, r0, r0, lsl fp
    30e4:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    30e8:	andeq	r5, r0, ip, asr fp
    30ec:	andeq	r1, r2, r0, ror #6
    30f0:	andeq	r5, r0, r4, lsr sp
    30f4:	andeq	r5, r0, r6, asr #25
    30f8:	andeq	r5, r0, r4, ror sp
    30fc:	andeq	r5, r0, r0, lsl sl
    3100:	andeq	r5, r0, r6, lsl #27
    3104:	muleq	r0, r6, lr
    3108:	andeq	r5, r0, r6, ror #22
    310c:	andeq	r5, r0, r6, ror fp
    3110:	andeq	r5, r0, r6, lsl #23
    3114:	andeq	r1, r2, r6, lsl r2
    3118:	andeq	r9, r1, r4, lsl #4
    311c:	andeq	r5, r0, r8, ror #22
    3120:	andeq	pc, r1, r0, ror #3
    3124:	andeq	r9, r1, lr, asr #3
    3128:	andeq	r5, r0, lr, lsr fp
    312c:	andeq	sp, r1, sl, lsr #3
    3130:	muleq	r1, r8, r1
    3134:	andeq	r5, r0, r4, lsl fp
    3138:	andeq	fp, r1, r4, ror r1
    313c:	andeq	r9, r1, r2, ror #2
    3140:	strdeq	r5, [r0], -r4
    3144:	andeq	r9, r1, r8, asr #2
    3148:	andeq	r5, r0, r4, lsl #17
    314c:	andeq	r5, r0, r4, ror r8
    3150:	andeq	r5, r0, r0, asr r8
    3154:	andeq	r5, r0, r4, asr #16
    3158:	andeq	r5, r0, r4, asr #18
    315c:	andeq	r5, r0, lr, ror #15
    3160:	andeq	r5, r0, lr, lsr #18
    3164:			; <UNDEFINED> instruction: 0x000057bc
    3168:	strdeq	r5, [r0], -r2
    316c:	andeq	r6, r0, lr, lsr #12
    3170:	muleq	r0, lr, r7
    3174:	andeq	r5, r0, r6, asr #18
    3178:	andeq	r5, r0, lr, asr r9
    317c:			; <UNDEFINED> instruction: 0x00020fbc
    3180:	andeq	r5, r0, r6, lsl r9
    3184:	strdeq	r5, [r0], -lr
    3188:	andeq	r0, r2, ip, lsl #31
    318c:	andeq	r5, r0, r8, ror #17
    3190:	andeq	r5, r0, sl, ror #17
    3194:	andeq	r0, r2, r2, ror #30
    3198:			; <UNDEFINED> instruction: 0x000058be
    319c:	andeq	r5, r0, ip, asr #17
    31a0:	andeq	r0, r2, r8, lsr pc
    31a4:	andeq	r5, r0, sl, asr #13
    31a8:	andeq	r5, r0, r0, asr #13
    31ac:			; <UNDEFINED> instruction: 0x000056b6
    31b0:	andeq	r5, r0, ip, lsr #13
    31b4:	andeq	r5, r0, lr, asr r9
    31b8:	andeq	r5, r0, r8, ror r7
    31bc:	andeq	r5, r0, lr, lsl r9
    31c0:	andeq	r5, r0, r8, ror #19
    31c4:	andeq	r5, r0, r0, ror #19
    31c8:	andeq	r5, r0, r4, asr #19
    31cc:			; <UNDEFINED> instruction: 0x000059b4
    31d0:	andeq	r5, r0, r2, lsr #17
    31d4:	ldrdeq	r5, [r0], -sl
    31d8:	andeq	r5, r0, ip, lsl r5
    31dc:			; <UNDEFINED> instruction: 0x000058bc
    31e0:	andeq	r5, r0, lr, ror #14
    31e4:	andeq	r5, r0, lr, lsr #10
    31e8:	andcs	r4, r5, #35840	; 0x8c00
    31ec:	stmiapl	r3!, {r0, r1, r5, r8, fp, lr}^
    31f0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    31f4:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    31f8:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    31fc:	andls	r9, r9, sl, lsl #6
    3200:			; <UNDEFINED> instruction: 0xf85af002
    3204:	blls	2a9a30 <putsgent@@Base+0x2a1974>
    3208:	strtmi	r4, [r0], -r1, lsl #12
    320c:	ldrbmi	r9, [r1], -r0, lsl #2
    3210:	svc	0x0036f7fe
    3214:	andcs	r4, r6, r9, lsr #12
    3218:	svc	0x0056f7fe
    321c:			; <UNDEFINED> instruction: 0xf7feb310
    3220:			; <UNDEFINED> instruction: 0x4604edbe
    3224:	ldmdbmi	r6, {r4, r5, r6, r7, r8, ip, sp, pc}
    3228:	ldrbtmi	r2, [r9], #-6
    322c:	svc	0x004cf7fe
    3230:			; <UNDEFINED> instruction: 0xf842f002
    3234:			; <UNDEFINED> instruction: 0x46514a13
    3238:			; <UNDEFINED> instruction: 0x4603447a
    323c:	str	r2, [pc, #-3]!	; 3241 <fchmod@plt+0x1001>
    3240:	andcs	r4, r5, #278528	; 0x44000
    3244:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
    3248:	ldmdbmi	r0, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    324c:	blmi	294af4 <putsgent@@Base+0x28ca38>
    3250:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3254:	bmi	3bccb4 <putsgent@@Base+0x3b4bf8>
    3258:	andcs	r2, r3, r1, lsl #2
    325c:			; <UNDEFINED> instruction: 0xf7fe447a
    3260:	str	lr, [r6, #-3886]!	; 0xfffff0d2
    3264:			; <UNDEFINED> instruction: 0xf828f002
    3268:	tstcs	r1, sl, lsl #20
    326c:			; <UNDEFINED> instruction: 0x4603447a
    3270:			; <UNDEFINED> instruction: 0xf7fe2003
    3274:	ldr	lr, [ip, #-3876]	; 0xfffff0dc
    3278:	andeq	r0, r0, r4, lsr #4
    327c:	ldrdeq	r5, [r0], -r4
    3280:	andeq	r5, r0, lr, asr #4
    3284:			; <UNDEFINED> instruction: 0x000056b8
    3288:	andeq	r5, r0, sl, ror #9
    328c:	andeq	r5, r0, lr, asr r2
    3290:	andeq	r5, r0, r8, asr #11
    3294:	andeq	r5, r0, r4, lsl #13
    3298:	bleq	3f3dc <putsgent@@Base+0x37320>
    329c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    32a0:	strbtmi	fp, [sl], -r2, lsl #24
    32a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    32a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    32ac:	ldrmi	sl, [sl], #776	; 0x308
    32b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    32b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    32b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    32bc:			; <UNDEFINED> instruction: 0xf85a4b06
    32c0:	stmdami	r6, {r0, r1, ip, sp}
    32c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    32c8:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    32cc:	svc	0x007cf7fe
    32d0:	andeq	r6, r1, r8, ror #21
    32d4:	andeq	r0, r0, ip, lsl #4
    32d8:	andeq	r0, r0, r0, lsr r2
    32dc:	andeq	r0, r0, r8, lsr r2
    32e0:	ldr	r3, [pc, #20]	; 32fc <fchmod@plt+0x10bc>
    32e4:	ldr	r2, [pc, #20]	; 3300 <fchmod@plt+0x10c0>
    32e8:	add	r3, pc, r3
    32ec:	ldr	r2, [r3, r2]
    32f0:	cmp	r2, #0
    32f4:	bxeq	lr
    32f8:	b	1f00 <__gmon_start__@plt>
    32fc:	andeq	r6, r1, r8, asr #21
    3300:	andeq	r0, r0, r8, lsr #4
    3304:	blmi	1d5324 <putsgent@@Base+0x1cd268>
    3308:	bmi	1d44f0 <putsgent@@Base+0x1cc434>
    330c:	addmi	r4, r3, #2063597568	; 0x7b000000
    3310:	andle	r4, r3, sl, ror r4
    3314:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3318:	ldrmi	fp, [r8, -r3, lsl #2]
    331c:	svclt	0x00004770
    3320:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    3324:	strdeq	r8, [r1], -r4
    3328:	andeq	r6, r1, r4, lsr #21
    332c:	andeq	r0, r0, r4, lsl r2
    3330:	stmdbmi	r9, {r3, fp, lr}
    3334:	bmi	25451c <putsgent@@Base+0x24c460>
    3338:	bne	254524 <putsgent@@Base+0x24c468>
    333c:	svceq	0x00cb447a
    3340:			; <UNDEFINED> instruction: 0x01a1eb03
    3344:	andle	r1, r3, r9, asr #32
    3348:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    334c:	ldrmi	fp, [r8, -r3, lsl #2]
    3350:	svclt	0x00004770
    3354:	andeq	r8, r1, ip, asr #19
    3358:	andeq	r8, r1, r8, asr #19
    335c:	andeq	r6, r1, r8, ror sl
    3360:	andeq	r0, r0, ip, lsr r2
    3364:	blmi	2b078c <putsgent@@Base+0x2a86d0>
    3368:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    336c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3370:	blmi	271924 <putsgent@@Base+0x269868>
    3374:	ldrdlt	r5, [r3, -r3]!
    3378:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    337c:			; <UNDEFINED> instruction: 0xf7fe6818
    3380:			; <UNDEFINED> instruction: 0xf7ffec8c
    3384:	blmi	1c3288 <putsgent@@Base+0x1bb1cc>
    3388:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    338c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3390:	muleq	r1, r6, r9
    3394:	andeq	r6, r1, r8, asr #20
    3398:	andeq	r0, r0, r0, lsl r2
    339c:	andeq	r6, r1, r6, lsl #25
    33a0:	andeq	r8, r1, r6, ror r9
    33a4:	svclt	0x0000e7c4
    33a8:			; <UNDEFINED> instruction: 0x4605b570
    33ac:	ldrbtmi	r4, [lr], #-3635	; 0xfffff1cd
    33b0:	subsle	r2, pc, r0, lsl #16
    33b4:	ldmpl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
    33b8:	ldmdbmi	r2!, {r2, r3, r4, fp, sp, lr}
    33bc:	andcs	r2, r0, r5, lsl #4
    33c0:			; <UNDEFINED> instruction: 0xf7fe4479
    33c4:	blmi	c3e74c <putsgent@@Base+0xc36690>
    33c8:	ldmpl	r3!, {r0, r8, sp}^
    33cc:			; <UNDEFINED> instruction: 0x4602681b
    33d0:			; <UNDEFINED> instruction: 0xf7fe4620
    33d4:	pushmi	{r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    33d8:	andcs	r2, r0, r5, lsl #4
    33dc:			; <UNDEFINED> instruction: 0xf7fe4479
    33e0:			; <UNDEFINED> instruction: 0x4621ecd2
    33e4:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    33e8:	andcs	r4, r5, #671744	; 0xa4000
    33ec:	ldrbtmi	r2, [r9], #-0
    33f0:	stcl	7, cr15, [r8], {254}	; 0xfe
    33f4:			; <UNDEFINED> instruction: 0xf7fe4621
    33f8:	stmdbmi	r6!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    33fc:	andcs	r2, r0, r5, lsl #4
    3400:			; <UNDEFINED> instruction: 0xf7fe4479
    3404:	strtmi	lr, [r1], -r0, asr #25
    3408:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    340c:	andcs	r4, r5, #557056	; 0x88000
    3410:	ldrbtmi	r2, [r9], #-0
    3414:	ldc	7, cr15, [r6], #1016	; 0x3f8
    3418:			; <UNDEFINED> instruction: 0xf7fe4621
    341c:	ldmdbmi	pc, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3420:	andcs	r2, r0, r5, lsl #4
    3424:			; <UNDEFINED> instruction: 0xf7fe4479
    3428:	strtmi	lr, [r1], -lr, lsr #25
    342c:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3430:	andcs	r4, r5, #442368	; 0x6c000
    3434:	ldrbtmi	r2, [r9], #-0
    3438:	stc	7, cr15, [r4], #1016	; 0x3f8
    343c:			; <UNDEFINED> instruction: 0xf7fe4621
    3440:	ldmdbmi	r8, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3444:	andcs	r2, r0, r5, lsl #4
    3448:			; <UNDEFINED> instruction: 0xf7fe4479
    344c:			; <UNDEFINED> instruction: 0x4621ec9c
    3450:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3454:	andcs	r4, r5, #20, 18	; 0x50000
    3458:	ldrbtmi	r2, [r9], #-0
    345c:	ldc	7, cr15, [r2], {254}	; 0xfe
    3460:			; <UNDEFINED> instruction: 0xf7fe4621
    3464:	strtmi	lr, [r1], -r6, lsr #29
    3468:			; <UNDEFINED> instruction: 0xf7fe200a
    346c:			; <UNDEFINED> instruction: 0x4628ee54
    3470:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3474:	ldmpl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    3478:			; <UNDEFINED> instruction: 0xe79e681c
    347c:	andeq	r6, r1, r6, lsl #20
    3480:	andeq	r0, r0, r4, lsr #4
    3484:	andeq	r4, r0, r8, asr #28
    3488:	andeq	r0, r0, r0, lsr #4
    348c:	andeq	r4, r0, r4, asr lr
    3490:	andeq	r4, r0, lr, ror lr
    3494:			; <UNDEFINED> instruction: 0x00004eb0
    3498:	andeq	r4, r0, r6, ror #29
    349c:	andeq	r4, r0, r0, lsl pc
    34a0:	andeq	r4, r0, sl, lsr pc
    34a4:	andeq	r4, r0, ip, ror #30
    34a8:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    34ac:	andeq	r0, r0, r4, lsr r2
    34b0:			; <UNDEFINED> instruction: 0x4605b538
    34b4:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    34b8:			; <UNDEFINED> instruction: 0xf838f001
    34bc:	ldmdbmi	r0, {r3, r4, r6, r7, r8, ip, sp, pc}
    34c0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    34c4:	bl	ff7414c4 <putsgent@@Base+0xff739408>
    34c8:			; <UNDEFINED> instruction: 0x4c0eb948
    34cc:			; <UNDEFINED> instruction: 0x4629447c
    34d0:			; <UNDEFINED> instruction: 0xf7fe4620
    34d4:	stmdacc	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    34d8:	andcs	fp, r1, r8, lsl pc
    34dc:	stmdavc	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    34e0:	mvnsle	r2, lr, ror #22
    34e4:	blcs	1be1678 <putsgent@@Base+0x1bd95bc>
    34e8:	stmiavc	r3!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    34ec:	mvnle	r2, r0, lsl #22
    34f0:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
    34f4:	stcmi	7, cr14, [r5], {235}	; 0xeb
    34f8:			; <UNDEFINED> instruction: 0xe7e8447c
    34fc:	andeq	r4, r0, lr, lsl #31
    3500:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3504:	andeq	r4, r0, ip, ror #30
    3508:	andeq	r4, r0, sl, asr #30
    350c:	andeq	r5, r0, r4, lsr r2
    3510:	mvnsmi	lr, #737280	; 0xb4000
    3514:	svcmi	0x001fb388
    3518:			; <UNDEFINED> instruction: 0xf8df4688
    351c:			; <UNDEFINED> instruction: 0x4605907c
    3520:	ldrbtmi	r4, [pc], #-3614	; 3528 <fchmod@plt+0x12e8>
    3524:	ldrbtmi	r4, [lr], #-1273	; 0xfffffb07
    3528:	strtmi	lr, [r9], -r7
    352c:	andpl	pc, r0, #1325400064	; 0x4f000000
    3530:			; <UNDEFINED> instruction: 0x46254630
    3534:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3538:	strdcs	fp, [ip, -ip]!
    353c:			; <UNDEFINED> instruction: 0xf7fe4628
    3540:	strmi	lr, [r4], -r2, lsr #26
    3544:	movwcs	fp, #272	; 0x110
    3548:	blcc	81560 <putsgent@@Base+0x794a4>
    354c:			; <UNDEFINED> instruction: 0x4628213d
    3550:	ldc	7, cr15, [r8, #-1016]	; 0xfffffc08
    3554:	ldmdavc	fp!, {r3, r5, r7, r8, ip, sp, pc}
    3558:	rscle	r2, r6, r0, lsl #22
    355c:	andpl	pc, r0, #1325400064	; 0x4f000000
    3560:	ldrtmi	r4, [r8], -r9, asr #12
    3564:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3568:	vst1.8	{d20-d22}, [pc :128], r9
    356c:	ldrtmi	r5, [r0], -r0, lsl #4
    3570:			; <UNDEFINED> instruction: 0xf7fe4625
    3574:	stccs	13, cr14, [r0], {56}	; 0x38
    3578:	strcs	sp, [r0], #-479	; 0xfffffe21
    357c:	pop	{r5, r9, sl, lr}
    3580:			; <UNDEFINED> instruction: 0xf1b883f8
    3584:	rscsle	r0, r9, r0, lsl #30
    3588:	strbmi	r4, [r0], -r9, lsr #12
    358c:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    3590:	svclt	0x0000e7f4
    3594:	andeq	r8, r1, sl, ror #15
    3598:	andeq	r4, r0, r4, lsr pc
    359c:	andeq	r8, r1, r6, ror #15
    35a0:			; <UNDEFINED> instruction: 0x4c2b4b2a
    35a4:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    35a8:	strlt	r7, [r0, #-2075]	; 0xfffff7e5
    35ac:	stmdblt	r3, {r0, r2, r7, ip, sp, pc}^
    35b0:	andcs	r4, r0, #40, 22	; 0xa000
    35b4:	andsvc	r4, sl, fp, ror r4
    35b8:	ldc	7, cr15, [ip], {254}	; 0xfe
    35bc:			; <UNDEFINED> instruction: 0xf7fe2001
    35c0:			; <UNDEFINED> instruction: 0xf001ecc4
    35c4:	strmi	pc, [r5], -fp, asr #29
    35c8:	mvnsle	r2, r0, lsl #16
    35cc:	andcs	r4, r5, #34816	; 0x8800
    35d0:	stmiapl	r3!, {r1, r5, r8, fp, lr}^
    35d4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    35d8:	bl	ff5415d8 <putsgent@@Base+0xff53951c>
    35dc:	andls	r4, r3, r0, lsr #22
    35e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    35e4:			; <UNDEFINED> instruction: 0xf0019302
    35e8:	bls	102f8c <putsgent@@Base+0xfaed0>
    35ec:	strmi	r9, [r1], -r2, lsl #22
    35f0:	tstls	r0, r0, lsr r6
    35f4:			; <UNDEFINED> instruction: 0xf7fe2101
    35f8:	strtmi	lr, [r9], -r4, asr #26
    35fc:			; <UNDEFINED> instruction: 0xf7fe2006
    3600:	biclt	lr, r8, r4, ror #26
    3604:	bl	ff2c1604 <putsgent@@Base+0xff2b9548>
    3608:			; <UNDEFINED> instruction: 0xb1a84604
    360c:	andcs	r4, r6, r5, lsl r9
    3610:			; <UNDEFINED> instruction: 0xf7fe4479
    3614:			; <UNDEFINED> instruction: 0xf001ed5a
    3618:	bmi	502f5c <putsgent@@Base+0x4faea0>
    361c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3620:	andcs	r4, r3, r3, lsl #12
    3624:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    3628:	andcs	r4, r6, r1, lsr #12
    362c:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3630:			; <UNDEFINED> instruction: 0xf7fe4620
    3634:	ldr	lr, [fp, sl, ror #22]!
    3638:	cdp2	0, 3, cr15, cr14, cr1, {0}
    363c:	tstcs	r1, fp, lsl #20
    3640:			; <UNDEFINED> instruction: 0x4603447a
    3644:			; <UNDEFINED> instruction: 0xf7fe2003
    3648:			; <UNDEFINED> instruction: 0xe7b1ed3a
    364c:	andeq	r8, r1, r0, ror #14
    3650:	andeq	r6, r1, lr, lsl #16
    3654:	andeq	r8, r1, r0, asr r7
    3658:	andeq	r0, r0, r4, lsr #4
    365c:	andeq	r4, r0, r8, lsl #29
    3660:	andeq	r0, r0, r0, lsr #4
    3664:	andeq	r4, r0, r8, ror #28
    3668:	andeq	r4, r0, lr, asr lr
    366c:	andeq	r4, r0, ip, lsr lr
    3670:			; <UNDEFINED> instruction: 0x212fb510
    3674:			; <UNDEFINED> instruction: 0xf7fe4604
    3678:	tstlt	r8, ip, lsr sp
    367c:	ldclt	0, cr3, [r0, #-4]
    3680:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3684:	subcs	fp, r0, r8, lsl #10
    3688:	stc2	0, cr15, [r2], {0}
    368c:	andcs	r4, r0, #2048	; 0x800
    3690:	andsvs	r4, r8, fp, ror r4
    3694:	stclt	0, cr6, [r8, #-8]
    3698:	andeq	r2, r2, ip, ror r6
    369c:	svcmi	0x00f0e92d
    36a0:	blmi	152f8c4 <putsgent@@Base+0x1527808>
    36a4:	movwls	r4, #21627	; 0x547b
    36a8:	rsble	r2, r8, r0, lsl #18
    36ac:	strmi	r4, [r7], -sp, lsl #12
    36b0:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    36b4:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    36b8:	strtmi	r4, [r8], -r4, lsl #12
    36bc:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    36c0:	cfstrsne	mvf4, [r1], #16
    36c4:	strcc	r9, [r1], #-260	; 0xfffffefc
    36c8:			; <UNDEFINED> instruction: 0xf0004608
    36cc:	strls	pc, [r1, -r1, ror #24]
    36d0:			; <UNDEFINED> instruction: 0xf04f9904
    36d4:	andcs	r3, r1, #-67108861	; 0xfc000003
    36d8:	strls	r9, [r0], -r2, lsl #10
    36dc:			; <UNDEFINED> instruction: 0xf7fe4607
    36e0:	addmi	lr, r4, #10112	; 0x2780
    36e4:	teqcs	sp, r6, ror #2
    36e8:			; <UNDEFINED> instruction: 0xf7fe4638
    36ec:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    36f0:	blmi	10b7848 <putsgent@@Base+0x10af78c>
    36f4:	bleq	1fe57c <putsgent@@Base+0x1f64c0>
    36f8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    36fc:			; <UNDEFINED> instruction: 0xf1b8a800
    3700:	subsle	r0, r1, r0, lsl #30
    3704:	streq	pc, [r4], -sl, lsr #3
    3708:			; <UNDEFINED> instruction: 0xf8562400
    370c:	ldrbmi	r5, [sl], -r4, lsl #30
    3710:	b	13d4ff8 <putsgent@@Base+0x13ccf3c>
    3714:	strtmi	r0, [r9], -r4, lsl #19
    3718:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    371c:			; <UNDEFINED> instruction: 0xf815b928
    3720:	blcs	f754 <putsgent@@Base+0x7698>
    3724:	blcs	f7338c <putsgent@@Base+0xf6b2d0>
    3728:	strcc	sp, [r1], #-45	; 0xffffffd3
    372c:	mvnle	r4, r4, asr #10
    3730:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    3734:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    3738:	ldreq	r6, [fp, -fp, rrx]
    373c:	tstcc	r4, r8, lsl pc
    3740:	eorvc	pc, r4, sl, asr #16
    3744:	movwcs	sp, #5
    3748:	andcc	pc, r1, sl, asr #16
    374c:	pop	{r0, r1, r2, ip, sp, pc}
    3750:	usub8mi	r8, r0, r0
    3754:			; <UNDEFINED> instruction: 0xf7fe3144
    3758:	strmi	lr, [r2], r8, asr #22
    375c:	eorsle	r2, r2, r0, lsl #16
    3760:	blmi	a29b7c <putsgent@@Base+0xa21ac0>
    3764:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    3768:	addsmi	r6, r1, #1638400	; 0x190000
    376c:			; <UNDEFINED> instruction: 0xf8c3bf08
    3770:	blmi	96b778 <putsgent@@Base+0x9636bc>
    3774:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3778:	addeq	r6, r9, r8, lsl r0
    377c:			; <UNDEFINED> instruction: 0xf000e7e3
    3780:			; <UNDEFINED> instruction: 0x4607fc35
    3784:	strtmi	lr, [r8], -pc, lsr #15
    3788:	b	fefc1788 <putsgent@@Base+0xfefb96cc>
    378c:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    3790:			; <UNDEFINED> instruction: 0xf843681b
    3794:	andlt	r7, r7, r9
    3798:	svchi	0x00f0e8bd
    379c:	andlt	r4, r7, r8, lsr r6
    37a0:	svcmi	0x00f0e8bd
    37a4:	blt	febc17a4 <putsgent@@Base+0xfebb96e8>
    37a8:	tstcs	r4, r1, lsl #4
    37ac:			; <UNDEFINED> instruction: 0xf8ca605a
    37b0:	strb	r7, [r8, r0]
    37b4:	rsbcs	r4, r4, #22528	; 0x5800
    37b8:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    37bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    37c0:			; <UNDEFINED> instruction: 0xf7fe4478
    37c4:	ldmdbmi	r5, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    37c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    37cc:	b	ff6c17cc <putsgent@@Base+0xff6b9710>
    37d0:	blmi	4e9fec <putsgent@@Base+0x4e1f30>
    37d4:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    37d8:	stcl	7, cr15, [sl], #1016	; 0x3f8
    37dc:	movwcs	lr, #2517	; 0x9d5
    37e0:	rsbvs	r3, fp, r1, lsl #22
    37e4:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    37e8:	b	fe3c17e8 <putsgent@@Base+0xfe3b972c>
    37ec:	ldrdge	lr, [r0, -r5]
    37f0:	str	r0, [r8, r9, lsl #1]!
    37f4:	andeq	r6, r1, r0, lsl r7
    37f8:	andeq	r5, r0, lr, asr #5
    37fc:	andeq	r2, r2, r4, lsl r6
    3800:	ldrdeq	r2, [r2], -r6
    3804:	andeq	r0, r0, r0, asr #4
    3808:	muleq	r2, r8, r5
    380c:	andeq	r2, r2, lr, ror r5
    3810:			; <UNDEFINED> instruction: 0x000052b4
    3814:	andeq	r5, r0, lr, asr #3
    3818:	ldrdeq	r5, [r0], -r4
    381c:	andeq	r5, r0, r2, ror #3
    3820:	andeq	r0, r0, r4, lsr #4
    3824:	svcmi	0x00f0e92d
    3828:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    382c:	blhi	bece8 <putsgent@@Base+0xb6c2c>
    3830:	blmi	fd6130 <putsgent@@Base+0xfce074>
    3834:			; <UNDEFINED> instruction: 0xf2ad447a
    3838:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    383c:			; <UNDEFINED> instruction: 0xf8cd681b
    3840:			; <UNDEFINED> instruction: 0xf04f3414
    3844:	stclle	3, cr0, [r8, #-0]
    3848:			; <UNDEFINED> instruction: 0xf1a14b3a
    384c:			; <UNDEFINED> instruction: 0xf8df0904
    3850:			; <UNDEFINED> instruction: 0xf04fa0e8
    3854:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    3858:	blmi	e2846c <putsgent@@Base+0xe203b0>
    385c:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    3860:	bcc	43f088 <putsgent@@Base+0x436fcc>
    3864:	svcvs	0x0004f859
    3868:			; <UNDEFINED> instruction: 0xf7fe4630
    386c:			; <UNDEFINED> instruction: 0xf5b0eb86
    3870:	eorle	r6, pc, #128, 30	; 0x200
    3874:			; <UNDEFINED> instruction: 0x4630213d
    3878:	bl	fe141878 <putsgent@@Base+0xfe1397bc>
    387c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3880:			; <UNDEFINED> instruction: 0xf8dad03a
    3884:	ldrbmi	r4, [r5], -r0
    3888:	sub	fp, r8, r4, lsr #18
    388c:	svcmi	0x0004f855
    3890:	suble	r2, r4, r0, lsl #24
    3894:			; <UNDEFINED> instruction: 0xf7fe4620
    3898:			; <UNDEFINED> instruction: 0x4621eb70
    389c:	ldrtmi	r4, [r0], -r2, lsl #12
    38a0:	stc	7, cr15, [ip], {254}	; 0xfe
    38a4:	mvnsle	r2, r0, lsl #16
    38a8:	blne	fefeecc4 <putsgent@@Base+0xfefe6c08>
    38ac:	ldrtmi	r4, [r1], -r4, lsl #12
    38b0:	orrvs	pc, r0, #1325400064	; 0x4f000000
    38b4:			; <UNDEFINED> instruction: 0x4628463a
    38b8:	b	1ac18b8 <putsgent@@Base+0x1ab97fc>
    38bc:	bne	43f124 <putsgent@@Base+0x437068>
    38c0:	strtmi	r2, [r0], -r5, lsl #4
    38c4:			; <UNDEFINED> instruction: 0xf7fe55ec
    38c8:			; <UNDEFINED> instruction: 0x462aea5e
    38cc:	andcs	r4, r1, r1, lsl #12
    38d0:	bl	fecc18d0 <putsgent@@Base+0xfecb9814>
    38d4:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    38d8:	bmi	677ff0 <putsgent@@Base+0x66ff34>
    38dc:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    38e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38e4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    38e8:	tstle	sp, sl, asr r0
    38ec:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    38f0:	blhi	bebec <putsgent@@Base+0xb6b30>
    38f4:	svchi	0x00f0e8bd
    38f8:			; <UNDEFINED> instruction: 0xac059a03
    38fc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3900:	andlt	pc, r4, sp, asr #17
    3904:			; <UNDEFINED> instruction: 0x46204619
    3908:	andcs	r9, r1, #0, 4
    390c:			; <UNDEFINED> instruction: 0xf7fe4493
    3910:			; <UNDEFINED> instruction: 0xf8d9ec86
    3914:	strtmi	r1, [r0], -r0
    3918:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    391c:			; <UNDEFINED> instruction: 0x4630e7da
    3920:			; <UNDEFINED> instruction: 0xf7ff2100
    3924:			; <UNDEFINED> instruction: 0xe7d5febb
    3928:	b	1141928 <putsgent@@Base+0x113986c>
    392c:	andeq	r6, r1, r0, lsl #11
    3930:	andeq	r0, r0, r8, lsl r2
    3934:	andeq	r5, r0, lr, ror #2
    3938:	andeq	r6, r1, r0, asr #16
    393c:	andeq	r5, r0, sl, ror #2
    3940:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    3944:	mvnsmi	lr, #737280	; 0xb4000
    3948:	bmi	c56610 <putsgent@@Base+0xc4e554>
    394c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3950:			; <UNDEFINED> instruction: 0xf8d6681e
    3954:			; <UNDEFINED> instruction: 0xf1b99000
    3958:	suble	r0, r5, r0, lsl #30
    395c:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    3960:	ldrbtmi	r4, [r8], #1591	; 0x637
    3964:	ldrdmi	pc, [r0], -r8
    3968:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    396c:			; <UNDEFINED> instruction: 0xf855e047
    3970:	stccs	15, cr4, [r0], {4}
    3974:	strtmi	sp, [r0], -r3, asr #32
    3978:	b	fffc1978 <putsgent@@Base+0xfffb98bc>
    397c:	strmi	r4, [r2], -r1, lsr #12
    3980:			; <UNDEFINED> instruction: 0xf7fe4648
    3984:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    3988:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    398c:			; <UNDEFINED> instruction: 0x463bb153
    3990:			; <UNDEFINED> instruction: 0xf843685a
    3994:	bcs	e5ac <putsgent@@Base+0x64f0>
    3998:			; <UNDEFINED> instruction: 0xf8d7d1fa
    399c:			; <UNDEFINED> instruction: 0xf1b99000
    39a0:	bicsle	r0, pc, r0, lsl #30
    39a4:	mvnslt	r6, r5, lsr r8
    39a8:	ldrbtmi	r4, [pc], #-3867	; 39b0 <fchmod@plt+0x1770>
    39ac:			; <UNDEFINED> instruction: 0xf1076bbc
    39b0:	mvnslt	r0, r8, lsr r8
    39b4:			; <UNDEFINED> instruction: 0xf7fe4620
    39b8:	strtmi	lr, [r1], -r0, ror #21
    39bc:	strtmi	r4, [r8], -r2, lsl #12
    39c0:	bl	fff419c0 <putsgent@@Base+0xfff39904>
    39c4:	strmi	r2, [r3], -pc, lsr #2
    39c8:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    39cc:	b	ff6c19cc <putsgent@@Base+0xff6b9910>
    39d0:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    39d4:	ldrtmi	fp, [r3], -r3, asr #2
    39d8:			; <UNDEFINED> instruction: 0xf843685a
    39dc:	bcs	e5f4 <putsgent@@Base+0x6538>
    39e0:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    39e4:	mvnle	r2, r0, lsl #26
    39e8:	mvnshi	lr, #12386304	; 0xbd0000
    39ec:	svcmi	0x0004f858
    39f0:	bicsle	r2, pc, r0, lsl #24
    39f4:	svcpl	0x0004f856
    39f8:	bicsle	r2, r7, r0, lsl #26
    39fc:			; <UNDEFINED> instruction: 0xf857e7f4
    3a00:			; <UNDEFINED> instruction: 0xf1b99f04
    3a04:			; <UNDEFINED> instruction: 0xd1ad0f00
    3a08:	svclt	0x0000e7cc
    3a0c:	andeq	r6, r1, r8, ror #8
    3a10:	andeq	r0, r0, r0, asr #4
    3a14:	andeq	r6, r1, sl, lsr r7
    3a18:	strdeq	r6, [r1], -r2
    3a1c:			; <UNDEFINED> instruction: 0xf7feb538
    3a20:	strmi	lr, [r4], -r2, asr #18
    3a24:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a28:	tstlt	ip, r5, lsl #12
    3a2c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    3a30:	pop	{r3, r5, r9, sl, lr}
    3a34:			; <UNDEFINED> instruction: 0xf0004038
    3a38:	strtmi	fp, [r0], -pc, lsl #20
    3a3c:			; <UNDEFINED> instruction: 0xf970f000
    3a40:	rscsle	r2, r5, r0, lsl #16
    3a44:	adcmi	r6, fp, #8585216	; 0x830000
    3a48:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    3a4c:	andcs	r4, r4, r3, lsr sl
    3a50:	ldrlt	r4, [r0, #-2867]	; 0xfffff4cd
    3a54:	addlt	r4, r6, sl, ror r4
    3a58:	andcs	r5, r0, #13828096	; 0xd30000
    3a5c:	strtmi	r4, [r1], -ip, ror #12
    3a60:	movwls	r6, #22555	; 0x581b
    3a64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a68:	stmib	sp, {r8, r9, sp}^
    3a6c:	stmib	sp, {r1, r8, r9, sp}^
    3a70:			; <UNDEFINED> instruction: 0xf7fe2300
    3a74:			; <UNDEFINED> instruction: 0x4621e930
    3a78:			; <UNDEFINED> instruction: 0xf04f2009
    3a7c:			; <UNDEFINED> instruction: 0xf04f32ff
    3a80:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    3a84:	stmib	sp, {r1, r8, r9, sp}^
    3a88:			; <UNDEFINED> instruction: 0xf7fe2300
    3a8c:	strtmi	lr, [r1], -r4, lsr #18
    3a90:			; <UNDEFINED> instruction: 0xf7fe2000
    3a94:	strtmi	lr, [r1], -r0, lsr #18
    3a98:			; <UNDEFINED> instruction: 0xf7fe2002
    3a9c:			; <UNDEFINED> instruction: 0x4621e91c
    3aa0:			; <UNDEFINED> instruction: 0xf7fe2001
    3aa4:			; <UNDEFINED> instruction: 0x4621e918
    3aa8:			; <UNDEFINED> instruction: 0xf7fe2007
    3aac:			; <UNDEFINED> instruction: 0x4621e914
    3ab0:			; <UNDEFINED> instruction: 0xf7fe2005
    3ab4:			; <UNDEFINED> instruction: 0x4621e910
    3ab8:			; <UNDEFINED> instruction: 0xf7fe2003
    3abc:	tstcs	r1, ip, lsl #18
    3ac0:			; <UNDEFINED> instruction: 0xf7fe200e
    3ac4:	tstcs	r1, lr, asr #18
    3ac8:			; <UNDEFINED> instruction: 0xf7fe4608
    3acc:	tstcs	r1, sl, asr #18
    3ad0:			; <UNDEFINED> instruction: 0xf7fe2002
    3ad4:	tstcs	r1, r6, asr #18
    3ad8:			; <UNDEFINED> instruction: 0xf7fe200d
    3adc:	tstcs	r1, r2, asr #18
    3ae0:			; <UNDEFINED> instruction: 0xf7fe2003
    3ae4:	tstcs	r1, lr, lsr r9
    3ae8:			; <UNDEFINED> instruction: 0xf7fe200f
    3aec:	tstcs	r1, sl, lsr r9
    3af0:			; <UNDEFINED> instruction: 0xf7fe2014
    3af4:	tstcs	r1, r6, lsr r9
    3af8:			; <UNDEFINED> instruction: 0xf7fe2016
    3afc:	eorscs	lr, pc, r2, lsr r9	; <UNPREDICTABLE>
    3b00:	bl	fc1b00 <putsgent@@Base+0xfb9a44>
    3b04:	blmi	196328 <putsgent@@Base+0x18e26c>
    3b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b0c:	blls	15db7c <putsgent@@Base+0x155ac0>
    3b10:	qaddle	r4, sl, r1
    3b14:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    3b18:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b1c:	andeq	r6, r1, r0, ror #6
    3b20:	andeq	r0, r0, r8, lsl r2
    3b24:	andeq	r6, r1, ip, lsr #5
    3b28:	svcmi	0x00f0e92d
    3b2c:	blmi	1c4b36c <putsgent@@Base+0x1c432b0>
    3b30:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    3b34:	stclle	3, cr9, [ip, #-8]
    3b38:			; <UNDEFINED> instruction: 0x81bcf8df
    3b3c:	ldrmi	r4, [r4], -r2, lsl #13
    3b40:	ldrbtmi	r2, [r8], #1281	; 0x501
    3b44:	strtmi	r2, [r1], r0, lsl #14
    3b48:	bllt	141ca0 <putsgent@@Base+0x139be4>
    3b4c:	ldrbmi	r4, [r8], -r1, asr #12
    3b50:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b54:	ldrbmi	fp, [r8], -r8, lsr #2
    3b58:			; <UNDEFINED> instruction: 0xf7fe4651
    3b5c:			; <UNDEFINED> instruction: 0x462be892
    3b60:	svccs	0x0000b928
    3b64:	adcsmi	sp, r5, #56, 2
    3b68:	suble	r4, sl, fp, lsr #12
    3b6c:	addsmi	r6, lr, #2555904	; 0x270000
    3b70:	streq	pc, [r1, #-261]	; 0xfffffefb
    3b74:	cmnlt	r7, #59136	; 0xe700
    3b78:	b	1341b78 <putsgent@@Base+0x1339abc>
    3b7c:			; <UNDEFINED> instruction: 0xf7fe4604
    3b80:	strmi	lr, [r1], -sl, asr #20
    3b84:			; <UNDEFINED> instruction: 0xf7fe4620
    3b88:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    3b8c:			; <UNDEFINED> instruction: 0xf7fed151
    3b90:			; <UNDEFINED> instruction: 0x4604e8b4
    3b94:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b98:	strtmi	r4, [r0], -r1, lsl #12
    3b9c:	b	141b9c <putsgent@@Base+0x139ae0>
    3ba0:	stmdacs	r0, {r2, r9, sl, lr}
    3ba4:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    3ba8:			; <UNDEFINED> instruction: 0xf0402b2f
    3bac:	strmi	r8, [r1], -sp, lsl #1
    3bb0:			; <UNDEFINED> instruction: 0xf7fe4638
    3bb4:	strmi	lr, [r5], -ip, ror #20
    3bb8:	cmnle	pc, r0, lsl #16
    3bbc:			; <UNDEFINED> instruction: 0xf7fe4638
    3bc0:	strmi	lr, [r4], -ip, lsr #18
    3bc4:	cmnle	r3, r0, lsl #16
    3bc8:			; <UNDEFINED> instruction: 0xf7fe4638
    3bcc:	stmdacs	r0, {r2, r5, r6, r8, fp, sp, lr, pc}
    3bd0:	andlt	sp, r5, lr, asr #2
    3bd4:	svchi	0x00f0e8bd
    3bd8:	andcs	r9, r5, #2, 26	; 0x80
    3bdc:	andcs	r4, r0, r7, asr #22
    3be0:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    3be4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3be8:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bec:	tstcs	r1, r5, asr #22
    3bf0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3bf4:	strtmi	r4, [r0], -r2, lsl #12
    3bf8:	b	10c1bf8 <putsgent@@Base+0x10b9b3c>
    3bfc:			; <UNDEFINED> instruction: 0xf7fe2003
    3c00:	vmlals.f16	s28, s5, s9	; <UNPREDICTABLE>
    3c04:	blmi	f4c420 <putsgent@@Base+0xf44364>
    3c08:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    3c0c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    3c10:			; <UNDEFINED> instruction: 0xf7fe681d
    3c14:	blmi	efdefc <putsgent@@Base+0xef5e40>
    3c18:			; <UNDEFINED> instruction: 0xf8d92101
    3c1c:	ldmpl	r3!, {lr}^
    3c20:	ldmdavs	fp, {sl, ip, pc}
    3c24:	strtmi	r4, [r8], -r2, lsl #12
    3c28:	b	ac1c28 <putsgent@@Base+0xab9b6c>
    3c2c:			; <UNDEFINED> instruction: 0xf7fe2003
    3c30:	vstrls.16	s28, [r2, #-280]	; 0xfffffee8	; <UNPREDICTABLE>
    3c34:	blmi	c4c450 <putsgent@@Base+0xc44394>
    3c38:	ldmdbmi	r4!, {sp}
    3c3c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3c40:			; <UNDEFINED> instruction: 0xf7fe681c
    3c44:	blmi	bfdecc <putsgent@@Base+0xbf5e10>
    3c48:	stmiapl	fp!, {r0, r1, ip, pc}^
    3c4c:	movwls	r6, #10267	; 0x281b
    3c50:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c54:			; <UNDEFINED> instruction: 0xf7fe6800
    3c58:	ldmib	sp, {r1, r6, r8, fp, sp, lr, pc}^
    3c5c:	strmi	r3, [r1], -r2, lsl #4
    3c60:	tstls	r0, r0, lsr #12
    3c64:			; <UNDEFINED> instruction: 0xf7fe2101
    3c68:	andcs	lr, r1, ip, lsl #20
    3c6c:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c70:	strtmi	r4, [r0], -r7, lsr #18
    3c74:	andcs	r4, r5, #33792	; 0x8400
    3c78:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    3c7c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3c80:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c84:	andls	r4, r3, pc, lsl fp
    3c88:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3c8c:			; <UNDEFINED> instruction: 0xf7fe9302
    3c90:	stmdavs	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
    3c94:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c98:	andcc	lr, r2, #3620864	; 0x374000
    3c9c:	strtmi	r4, [r0], -r1, lsl #12
    3ca0:	smlabtvc	r0, sp, r9, lr
    3ca4:			; <UNDEFINED> instruction: 0xf7fe2101
    3ca8:	andcs	lr, r3, ip, ror #19
    3cac:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb0:			; <UNDEFINED> instruction: 0x46284918
    3cb4:	andcs	r4, r5, #17408	; 0x4400
    3cb8:			; <UNDEFINED> instruction: 0xe7de4479
    3cbc:			; <UNDEFINED> instruction: 0x46204916
    3cc0:	andcs	r4, r5, #14336	; 0x3800
    3cc4:			; <UNDEFINED> instruction: 0xe7d84479
    3cc8:	andcs	r9, r5, #2, 26	; 0x80
    3ccc:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    3cd0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3cd4:			; <UNDEFINED> instruction: 0xf7fe681c
    3cd8:	blmi	2bde38 <putsgent@@Base+0x2b5d7c>
    3cdc:	stmiapl	fp!, {r0, r8, sp}^
    3ce0:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    3ce4:	strtmi	r4, [r0], -r2, lsl #12
    3ce8:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cec:			; <UNDEFINED> instruction: 0xf7fe2003
    3cf0:	svclt	0x0000e92c
    3cf4:	andeq	r6, r1, r2, lsl #5
    3cf8:	andeq	r4, r0, r6, lsr pc
    3cfc:	andeq	r0, r0, r4, lsr #4
    3d00:	muleq	r0, ip, lr
    3d04:	andeq	r0, r0, r0, lsr #4
    3d08:	muleq	r0, r2, lr
    3d0c:	andeq	r4, r0, sl, lsl #29
    3d10:	strdeq	r4, [r0], -r0
    3d14:	andeq	r4, r0, r0, lsl #29
    3d18:	andeq	r4, r0, r8, asr #28
    3d1c:	andeq	r4, r0, sl, lsl lr
    3d20:	blmi	1156638 <putsgent@@Base+0x114e57c>
    3d24:	push	{r1, r3, r4, r5, r6, sl, lr}
    3d28:			; <UNDEFINED> instruction: 0x46804ff0
    3d2c:	ldrdlt	r5, [r5], r3
    3d30:			; <UNDEFINED> instruction: 0xf8df201c
    3d34:	ldmdavs	fp, {r3, r8, sp, pc}
    3d38:			; <UNDEFINED> instruction: 0xf04f9303
    3d3c:			; <UNDEFINED> instruction: 0xf7fe0300
    3d40:	ldrbtmi	lr, [sl], #2242	; 0x8c2
    3d44:	rsble	r2, r5, r0, lsl #16
    3d48:			; <UNDEFINED> instruction: 0xf10d2400
    3d4c:	strmi	r0, [r7], -r8, lsl #18
    3d50:	vst1.8	{d20-d22}, [pc :128], r6
    3d54:	strtmi	r7, [r0], -r0, lsl #23
    3d58:			; <UNDEFINED> instruction: 0x96024659
    3d5c:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d60:			; <UNDEFINED> instruction: 0xb3284604
    3d64:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d68:			; <UNDEFINED> instruction: 0x4622465b
    3d6c:	andvs	r4, r6, r9, lsr r6
    3d70:			; <UNDEFINED> instruction: 0xf8cd4605
    3d74:	strbmi	r9, [r0], -r0
    3d78:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d7c:	blls	b21c4 <putsgent@@Base+0xaa108>
    3d80:	ldrhtle	r4, [fp], -fp
    3d84:	blcs	89de38 <putsgent@@Base+0x895d7c>
    3d88:			; <UNDEFINED> instruction: 0xf1bbd125
    3d8c:	svclt	0x00384f80
    3d90:	bleq	fe2fe6d4 <putsgent@@Base+0xfe2f6618>
    3d94:			; <UNDEFINED> instruction: 0xf1bbd3df
    3d98:			; <UNDEFINED> instruction: 0xd01c3fff
    3d9c:	blcc	fffffee0 <putsgent@@Base+0xffff7e24>
    3da0:	ldrbmi	r4, [r9], -r0, lsr #12
    3da4:			; <UNDEFINED> instruction: 0xf7fe9602
    3da8:	strmi	lr, [r4], -r0, lsr #16
    3dac:	bicsle	r2, r9, r0, lsl #16
    3db0:	andcs	r4, r5, #35840	; 0x8c00
    3db4:			; <UNDEFINED> instruction: 0xf85a4923
    3db8:	ldrbtmi	r3, [r9], #-3
    3dbc:			; <UNDEFINED> instruction: 0xf7fd681c
    3dc0:	blmi	87fd50 <putsgent@@Base+0x877c94>
    3dc4:			; <UNDEFINED> instruction: 0x4602447b
    3dc8:	strtmi	r2, [r0], -r1, lsl #2
    3dcc:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dd0:			; <UNDEFINED> instruction: 0xf7fe200d
    3dd4:			; <UNDEFINED> instruction: 0x4620e8ba
    3dd8:			; <UNDEFINED> instruction: 0xf7fd2400
    3ddc:	shadd8mi	lr, r8, r6
    3de0:	svc	0x0092f7fd
    3de4:	blmi	516650 <putsgent@@Base+0x50e594>
    3de8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3dec:	blls	dde5c <putsgent@@Base+0xd5da0>
    3df0:	tstle	ip, sl, asr r0
    3df4:	andlt	r4, r5, r0, lsr #12
    3df8:	svchi	0x00f0e8bd
    3dfc:			; <UNDEFINED> instruction: 0xf0014638
    3e00:			; <UNDEFINED> instruction: 0x4603faf3
    3e04:	ldrmi	r4, [ip], -r0, lsr #12
    3e08:	svc	0x007ef7fd
    3e0c:			; <UNDEFINED> instruction: 0xf7fd4638
    3e10:			; <UNDEFINED> instruction: 0xe7e7ef7c
    3e14:	andcs	r4, r5, #10240	; 0x2800
    3e18:			; <UNDEFINED> instruction: 0xf85a490d
    3e1c:	ldrbtmi	r3, [r9], #-3
    3e20:			; <UNDEFINED> instruction: 0xf7fd681c
    3e24:	blmi	2ffcec <putsgent@@Base+0x2f7c30>
    3e28:			; <UNDEFINED> instruction: 0x4602447b
    3e2c:			; <UNDEFINED> instruction: 0xf7fde7cc
    3e30:	svclt	0x0000efc2
    3e34:	muleq	r1, r0, r0
    3e38:	andeq	r0, r0, r8, lsl r2
    3e3c:	andeq	r6, r1, r2, ror r0
    3e40:	andeq	r0, r0, r4, lsr #4
    3e44:	ldrdeq	r4, [r0], -sl
    3e48:	andeq	r4, r0, r4, ror #27
    3e4c:	andeq	r5, r1, ip, asr #31
    3e50:	andeq	r4, r0, r6, ror sp
    3e54:	andeq	r4, r0, r0, lsl #27
    3e58:	blmi	1156770 <putsgent@@Base+0x114e6b4>
    3e5c:	push	{r1, r3, r4, r5, r6, sl, lr}
    3e60:			; <UNDEFINED> instruction: 0x46804ff0
    3e64:	ldrdlt	r5, [r5], r3
    3e68:			; <UNDEFINED> instruction: 0xf8df201c
    3e6c:	ldmdavs	fp, {r3, r8, sp, pc}
    3e70:			; <UNDEFINED> instruction: 0xf04f9303
    3e74:			; <UNDEFINED> instruction: 0xf7fe0300
    3e78:	ldrbtmi	lr, [sl], #2086	; 0x826
    3e7c:	rsble	r2, r5, r0, lsl #16
    3e80:			; <UNDEFINED> instruction: 0xf10d2400
    3e84:	strmi	r0, [r7], -r8, lsl #18
    3e88:	vst1.8	{d20-d22}, [pc :128], r6
    3e8c:	strtmi	r7, [r0], -r0, lsl #23
    3e90:			; <UNDEFINED> instruction: 0x96024659
    3e94:	svc	0x00a8f7fd
    3e98:			; <UNDEFINED> instruction: 0xb3284604
    3e9c:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ea0:			; <UNDEFINED> instruction: 0x4622465b
    3ea4:	andvs	r4, r6, r9, lsr r6
    3ea8:			; <UNDEFINED> instruction: 0xf8cd4605
    3eac:	strbmi	r9, [r0], -r0
    3eb0:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3eb4:	blls	b22fc <putsgent@@Base+0xaa240>
    3eb8:	ldrhtle	r4, [fp], -fp
    3ebc:	blcs	89df70 <putsgent@@Base+0x895eb4>
    3ec0:			; <UNDEFINED> instruction: 0xf1bbd125
    3ec4:	svclt	0x00384f80
    3ec8:	bleq	fe2fe80c <putsgent@@Base+0xfe2f6750>
    3ecc:			; <UNDEFINED> instruction: 0xf1bbd3df
    3ed0:			; <UNDEFINED> instruction: 0xd01c3fff
    3ed4:	blcc	18 <fdopen@plt-0x1c1c>
    3ed8:	ldrbmi	r4, [r9], -r0, lsr #12
    3edc:			; <UNDEFINED> instruction: 0xf7fd9602
    3ee0:	strmi	lr, [r4], -r4, lsl #31
    3ee4:	bicsle	r2, r9, r0, lsl #16
    3ee8:	andcs	r4, r5, #35840	; 0x8c00
    3eec:			; <UNDEFINED> instruction: 0xf85a4923
    3ef0:	ldrbtmi	r3, [r9], #-3
    3ef4:			; <UNDEFINED> instruction: 0xf7fd681c
    3ef8:	blmi	87fc18 <putsgent@@Base+0x877b5c>
    3efc:			; <UNDEFINED> instruction: 0x4602447b
    3f00:	strtmi	r2, [r0], -r1, lsl #2
    3f04:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f08:			; <UNDEFINED> instruction: 0xf7fe200d
    3f0c:			; <UNDEFINED> instruction: 0x4620e81e
    3f10:			; <UNDEFINED> instruction: 0xf7fd2400
    3f14:			; <UNDEFINED> instruction: 0x4638eefa
    3f18:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    3f1c:	blmi	516788 <putsgent@@Base+0x50e6cc>
    3f20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f24:	blls	ddf94 <putsgent@@Base+0xd5ed8>
    3f28:	tstle	ip, sl, asr r0
    3f2c:	andlt	r4, r5, r0, lsr #12
    3f30:	svchi	0x00f0e8bd
    3f34:			; <UNDEFINED> instruction: 0xf0014638
    3f38:			; <UNDEFINED> instruction: 0x4603fa57
    3f3c:	ldrmi	r4, [ip], -r0, lsr #12
    3f40:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3f44:			; <UNDEFINED> instruction: 0xf7fd4638
    3f48:	strb	lr, [r7, r0, ror #29]!
    3f4c:	andcs	r4, r5, #10240	; 0x2800
    3f50:			; <UNDEFINED> instruction: 0xf85a490d
    3f54:	ldrbtmi	r3, [r9], #-3
    3f58:			; <UNDEFINED> instruction: 0xf7fd681c
    3f5c:	blmi	2ffbb4 <putsgent@@Base+0x2f7af8>
    3f60:			; <UNDEFINED> instruction: 0x4602447b
    3f64:			; <UNDEFINED> instruction: 0xf7fde7cc
    3f68:	svclt	0x0000ef26
    3f6c:	andeq	r5, r1, r8, asr pc
    3f70:	andeq	r0, r0, r8, lsl r2
    3f74:	andeq	r5, r1, sl, lsr pc
    3f78:	andeq	r0, r0, r4, lsr #4
    3f7c:	andeq	r4, r0, r2, lsr #25
    3f80:			; <UNDEFINED> instruction: 0x00004cb8
    3f84:	muleq	r1, r4, lr
    3f88:	andeq	r4, r0, lr, lsr ip
    3f8c:	andeq	r4, r0, r4, asr ip
    3f90:	addlt	fp, r5, r0, lsr r5
    3f94:	svc	0x0096f7fd
    3f98:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    3f9c:	andlt	fp, r5, r8, lsl #2
    3fa0:	blmi	3f3468 <putsgent@@Base+0x3eb3ac>
    3fa4:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3fa8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3fac:			; <UNDEFINED> instruction: 0xf7fd681d
    3fb0:	blmi	37fb60 <putsgent@@Base+0x377aa4>
    3fb4:	stmiapl	r3!, {r0, r1, ip, pc}^
    3fb8:	movwls	r6, #10267	; 0x281b
    3fbc:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc0:			; <UNDEFINED> instruction: 0xf7fd6800
    3fc4:	ldmib	sp, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    3fc8:	strmi	r3, [r1], -r2, lsl #4
    3fcc:	tstls	r0, r8, lsr #12
    3fd0:			; <UNDEFINED> instruction: 0xf7fe2101
    3fd4:	andcs	lr, sp, r6, asr r8
    3fd8:	svc	0x00b6f7fd
    3fdc:	andeq	r5, r1, sl, lsl lr
    3fe0:	andeq	r0, r0, r4, lsr #4
    3fe4:	andeq	r4, r0, r6, lsl ip
    3fe8:	andeq	r0, r0, r0, lsr #4
    3fec:	addlt	fp, r3, r0, lsl #10
    3ff0:			; <UNDEFINED> instruction: 0xf7fd9001
    3ff4:	andcc	lr, r1, r2, asr #31
    3ff8:			; <UNDEFINED> instruction: 0xffcaf7ff
    3ffc:	andlt	r9, r3, r1, lsl #18
    4000:	bl	14217c <putsgent@@Base+0x13a0c0>
    4004:	svclt	0x003ef7fd
    4008:	ldrblt	fp, [r8, #776]!	; 0x308
    400c:	stmdavc	r4, {r1, r2, r9, sl, lr}
    4010:			; <UNDEFINED> instruction: 0x460fb1dc
    4014:	strtmi	r4, [r1], -r5, lsl #12
    4018:			; <UNDEFINED> instruction: 0xf815e002
    401c:	teqlt	r9, r1, lsl #30
    4020:			; <UNDEFINED> instruction: 0xf7fd4638
    4024:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4028:			; <UNDEFINED> instruction: 0xf04fd0f7
    402c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    4030:	svc	0x007ef7fd
    4034:	and	r6, r2, r2, lsl #16
    4038:	svcmi	0x0001f816
    403c:			; <UNDEFINED> instruction: 0xf832b12c
    4040:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    4044:	strdcs	sp, [r1], -r8
    4048:			; <UNDEFINED> instruction: 0x4620bdf8
    404c:			; <UNDEFINED> instruction: 0xf04fbdf8
    4050:			; <UNDEFINED> instruction: 0x477030ff
    4054:			; <UNDEFINED> instruction: 0x460eb5f0
    4058:	adcslt	r4, r7, r0, lsr sp
    405c:	mcrcs	12, 6, r4, cr8, cr0, {1}
    4060:	ldmdbmi	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    4064:	strmi	r4, [r7], -r3, lsl #12
    4068:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    406c:	andeq	pc, r1, pc, asr #32
    4070:	strbcs	fp, [r8], r8, lsr #30
    4074:	ldrtls	r6, [r5], #-2084	; 0xfffff7dc
    4078:	streq	pc, [r0], #-79	; 0xffffffb1
    407c:			; <UNDEFINED> instruction: 0xf7fd4c2a
    4080:	blmi	abfff8 <putsgent@@Base+0xab7f3c>
    4084:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
    4088:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    408c:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4090:	ldrtmi	r4, [r2], -r7, lsr #22
    4094:	biccs	r4, r8, r8, lsr #12
    4098:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    409c:	svc	0x00d8f7fd
    40a0:	andle	r4, r9, r5, lsl #5
    40a4:	blmi	796938 <putsgent@@Base+0x78e87c>
    40a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40ac:	blls	d5e11c <putsgent@@Base+0xd56060>
    40b0:	teqle	r0, sl, asr r0
    40b4:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    40b8:			; <UNDEFINED> instruction: 0xf7fd210a
    40bc:	strmi	lr, [r4], -r4, ror #30
    40c0:	rscle	r2, pc, r0, lsl #16
    40c4:	andvc	r2, r3, r0, lsl #6
    40c8:	mulcs	ip, sp, r8
    40cc:	bcs	288d8 <putsgent@@Base+0x2081c>
    40d0:			; <UNDEFINED> instruction: 0xf7fdd0e8
    40d4:	bls	7fd94 <putsgent@@Base+0x77cd8>
    40d8:	stmdavs	r0, {r0, r1, r5, r6, r9, sl, fp, ip}
    40dc:	ldmdavc	ip, {r0, r2, sp, lr, pc}
    40e0:			; <UNDEFINED> instruction: 0xf8303b01
    40e4:	strteq	r4, [r4], #20
    40e8:	adcmi	sp, fp, #8388608	; 0x800000
    40ec:	rscsle	r4, r6, #26214400	; 0x1900000
    40f0:	subvc	r2, fp, r0, lsl #6
    40f4:			; <UNDEFINED> instruction: 0xf815e002
    40f8:	tstlt	sl, r1, lsl #30
    40fc:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    4100:	ldrbtle	r0, [r8], #1179	; 0x49b
    4104:	strtmi	r3, [r9], -r1, lsl #28
    4108:			; <UNDEFINED> instruction: 0x46324638
    410c:	svc	0x008ef7fd
    4110:	ldrpl	r2, [fp, #768]!	; 0x300
    4114:			; <UNDEFINED> instruction: 0xf7fde7c6
    4118:	svclt	0x0000ee4e
    411c:	andeq	r5, r1, r4, asr sp
    4120:	andeq	r0, r0, r8, lsl r2
    4124:	andeq	r4, r0, sl, ror fp
    4128:	andeq	r5, r1, r0, lsr sp
    412c:	andeq	r0, r0, r4, lsr r2
    4130:	andeq	r0, r0, ip, lsr #4
    4134:	andeq	r5, r1, ip, lsl #26
    4138:			; <UNDEFINED> instruction: 0x4606b5f8
    413c:	svcmi	0x002f4c2e
    4140:	ldrbtmi	r4, [pc], #-1148	; 4148 <fchmod@plt+0x1f08>
    4144:	ldmdblt	r8, {r5, fp, sp, lr}
    4148:			; <UNDEFINED> instruction: 0xf854e00a
    414c:	teqlt	r8, r8, lsl #30
    4150:			; <UNDEFINED> instruction: 0x46254631
    4154:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    4158:	mvnsle	r2, r0, lsl #16
    415c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    4160:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    4164:			; <UNDEFINED> instruction: 0x01b8f8d4
    4168:			; <UNDEFINED> instruction: 0xf504b168
    416c:	ldrd	r7, [r2], -ip
    4170:	svceq	0x0008f854
    4174:			; <UNDEFINED> instruction: 0x4631b138
    4178:	stc	7, cr15, [r2, #1012]	; 0x3f4
    417c:	mvnsle	r2, r0, lsl #16
    4180:	strtmi	r4, [r8], -r5, lsl #12
    4184:	blmi	7f396c <putsgent@@Base+0x7eb8b0>
    4188:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    418c:	ldmpl	fp!, {sp}^
    4190:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4194:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    4198:	ldrtmi	r2, [r3], -r1, lsl #2
    419c:	strtmi	r4, [r0], -r2, lsl #12
    41a0:	svc	0x006ef7fd
    41a4:	andcs	r2, r6, r0, lsl #2
    41a8:	svc	0x008ef7fd
    41ac:			; <UNDEFINED> instruction: 0xf7fdb1c8
    41b0:			; <UNDEFINED> instruction: 0x4604edf6
    41b4:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    41b8:	strcs	r2, [r0, #-6]
    41bc:			; <UNDEFINED> instruction: 0xf7fd4479
    41c0:	bmi	4fffd8 <putsgent@@Base+0x4f7f1c>
    41c4:	tstcs	r1, r3, lsr r6
    41c8:	andcs	r4, r2, sl, ror r4
    41cc:	svc	0x0076f7fd
    41d0:	andcs	r4, r6, r1, lsr #12
    41d4:	svc	0x0078f7fd
    41d8:			; <UNDEFINED> instruction: 0xf7fd4620
    41dc:			; <UNDEFINED> instruction: 0x4628ed96
    41e0:	bmi	3339c8 <putsgent@@Base+0x32b90c>
    41e4:	tstcs	r1, r3, lsr r6
    41e8:	ldrbtmi	r2, [sl], #-2
    41ec:			; <UNDEFINED> instruction: 0xf7fd2500
    41f0:	strtmi	lr, [r8], -r6, ror #30
    41f4:	svclt	0x0000bdf8
    41f8:	andeq	r5, r1, r4, lsr #31
    41fc:	andeq	r5, r1, r2, ror ip
    4200:	andeq	r5, r1, r2, lsl #31
    4204:	andeq	r0, r0, r4, lsr #4
    4208:	andeq	r4, r0, r0, ror #20
    420c:			; <UNDEFINED> instruction: 0x000042bc
    4210:	andeq	r4, r0, r8, ror #20
    4214:	andeq	r4, r0, r6, asr #20
    4218:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    421c:	mcrmi	4, 1, r4, cr8, cr11, {3}
    4220:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    4224:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    4228:			; <UNDEFINED> instruction: 0xf7ffb183
    422c:	strmi	pc, [r4], -r5, lsl #31
    4230:			; <UNDEFINED> instruction: 0x4628b1b8
    4234:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    4238:			; <UNDEFINED> instruction: 0xb1a84605
    423c:	tstlt	r8, r0, ror #16
    4240:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4244:	rsbvs	r2, r5, r0
    4248:	ldcllt	0, cr11, [r0, #-8]!
    424c:			; <UNDEFINED> instruction: 0xf0009001
    4250:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    4254:	bmi	6fe200 <putsgent@@Base+0x6f6144>
    4258:	andcs	r2, r3, r1, lsl #2
    425c:			; <UNDEFINED> instruction: 0xf7fd447a
    4260:			; <UNDEFINED> instruction: 0xf04fef2e
    4264:			; <UNDEFINED> instruction: 0xe7ef30ff
    4268:	andcs	r4, r5, #376832	; 0x5c000
    426c:			; <UNDEFINED> instruction: 0xf7fd4479
    4270:	blmi	5bf8a0 <putsgent@@Base+0x5b77e4>
    4274:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4278:	svc	0x009af7fd
    427c:	andcs	r4, r6, r9, lsr #12
    4280:	svc	0x0022f7fd
    4284:	rscle	r2, r6, r0, lsl #16
    4288:	stc	7, cr15, [r8, #1012]	; 0x3f4
    428c:	stmdacs	r0, {r2, r9, sl, lr}
    4290:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    4294:	ldrbtmi	r2, [r9], #-6
    4298:	svc	0x0016f7fd
    429c:	tstcs	r1, sp, lsl #20
    42a0:	ldrbtmi	r2, [sl], #-3
    42a4:	svc	0x000af7fd
    42a8:	andcs	r4, r6, r1, lsr #12
    42ac:	svc	0x000cf7fd
    42b0:			; <UNDEFINED> instruction: 0xf7fd4620
    42b4:			; <UNDEFINED> instruction: 0xf04fed2a
    42b8:			; <UNDEFINED> instruction: 0xe7c530ff
    42bc:	strdeq	r1, [r2], -r8
    42c0:	andeq	r5, r1, lr, lsl #23
    42c4:	andeq	r4, r0, r0, lsr #20
    42c8:	andeq	r4, r0, r4, ror #19
    42cc:	andeq	r0, r0, r4, lsr #4
    42d0:	andeq	r4, r0, r2, ror #3
    42d4:	ldrdeq	r4, [r0], -sl
    42d8:	blmi	fe156cf0 <putsgent@@Base+0xfe14ec34>
    42dc:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    42e0:	svcmi	0x00f0e92d
    42e4:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    42e8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    42ec:	strcs	r4, [r1], #-3458	; 0xfffff27e
    42f0:			; <UNDEFINED> instruction: 0xf8cd681b
    42f4:			; <UNDEFINED> instruction: 0xf04f3414
    42f8:	blmi	fe004f00 <putsgent@@Base+0xfdffce44>
    42fc:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    4300:	rsbseq	pc, r0, #13959168	; 0xd50000
    4304:			; <UNDEFINED> instruction: 0xf7fd701c
    4308:			; <UNDEFINED> instruction: 0x4606ef1e
    430c:	rsbsle	r2, r8, r0, lsl #16
    4310:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    4314:	ldrdls	pc, [ip, #143]!	; 0x8f
    4318:	ldrdhi	pc, [ip, #143]!	; 0x8f
    431c:	ldrbtmi	r4, [r9], #1151	; 0x47f
    4320:			; <UNDEFINED> instruction: 0x463244f8
    4324:	orrvs	pc, r0, pc, asr #8
    4328:			; <UNDEFINED> instruction: 0xf7fd4628
    432c:	strmi	lr, [r4], -r8, lsl #26
    4330:	suble	r2, pc, r0, lsl #16
    4334:			; <UNDEFINED> instruction: 0xf7fd4628
    4338:	cdpne	14, 4, cr14, cr4, cr0, {1}
    433c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4340:			; <UNDEFINED> instruction: 0xf7fdd05d
    4344:	bl	17fb24 <putsgent@@Base+0x177a68>
    4348:	stmdavs	r1, {r1, r3, r8, r9}
    434c:	stccc	0, cr14, [r1], {1}
    4350:			; <UNDEFINED> instruction: 0xf813d355
    4354:			; <UNDEFINED> instruction: 0xf8312d01
    4358:	ldreq	r2, [r2], #18
    435c:	strcc	sp, [r1], #-1271	; 0xfffffb09
    4360:			; <UNDEFINED> instruction: 0x46284639
    4364:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    4368:	svc	0x005ef7fd
    436c:	bl	15b420 <putsgent@@Base+0x153364>
    4370:			; <UNDEFINED> instruction: 0xf1a30a00
    4374:	blx	fed05408 <putsgent@@Base+0xfecfd34c>
    4378:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    437c:	svclt	0x00082b00
    4380:	cfstrscs	mvf2, [r0], {1}
    4384:	ldrtmi	sp, [r9], -sp, asr #3
    4388:			; <UNDEFINED> instruction: 0xf7fd4650
    438c:			; <UNDEFINED> instruction: 0xf81aec9e
    4390:	bl	290398 <putsgent@@Base+0x2882dc>
    4394:	blcs	6f9c <fchmod@plt+0x4d5c>
    4398:			; <UNDEFINED> instruction: 0xf10bd0c3
    439c:			; <UNDEFINED> instruction: 0xf80a0b01
    43a0:	strbmi	r4, [r9], -r0
    43a4:			; <UNDEFINED> instruction: 0xf7fd4658
    43a8:	strbmi	lr, [r1], -r0, asr #30
    43ac:	ldrbmi	r4, [r8], -r3, lsl #9
    43b0:	stc	7, cr15, [sl], {253}	; 0xfd
    43b4:			; <UNDEFINED> instruction: 0x46034659
    43b8:			; <UNDEFINED> instruction: 0xf80b4650
    43bc:			; <UNDEFINED> instruction: 0xf7ff4003
    43c0:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    43c4:	orrvs	pc, r0, pc, asr #8
    43c8:			; <UNDEFINED> instruction: 0xf7fd4628
    43cc:			; <UNDEFINED> instruction: 0x4604ecb8
    43d0:			; <UNDEFINED> instruction: 0xd1af2800
    43d4:			; <UNDEFINED> instruction: 0xf7fd4630
    43d8:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    43dc:	ldrtmi	sp, [r0], -r1, asr #2
    43e0:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    43e4:	blmi	1096d10 <putsgent@@Base+0x108ec54>
    43e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43ec:			; <UNDEFINED> instruction: 0xf8dd681a
    43f0:	subsmi	r3, sl, r4, lsl r4
    43f4:	vand	d13, d13, d19
    43f8:	pop	{r2, r3, r4, r8, sl, fp, lr}
    43fc:	strcs	r8, [r0], #-4080	; 0xfffff010
    4400:			; <UNDEFINED> instruction: 0xf7fde7ae
    4404:	stmdavs	r7, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4408:	rscle	r2, fp, r2, lsl #30
    440c:	andcs	r4, r6, r1, lsr r6
    4410:	mrc	7, 2, APSR_nzcv, cr10, cr13, {7}
    4414:	rsbscc	pc, r0, #13959168	; 0xd50000
    4418:	suble	r2, sp, r0, lsl #16
    441c:			; <UNDEFINED> instruction: 0xf7fd9303
    4420:	blls	ff720 <putsgent@@Base+0xf7664>
    4424:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4428:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    442c:	ldrbtmi	r2, [r9], #-6
    4430:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4434:			; <UNDEFINED> instruction: 0xf7fd4638
    4438:	bmi	dbf988 <putsgent@@Base+0xdb78cc>
    443c:	strtmi	r9, [r1], -r3, lsl #22
    4440:	andls	r4, r0, sl, ror r4
    4444:			; <UNDEFINED> instruction: 0xf7fd2002
    4448:			; <UNDEFINED> instruction: 0x4629ee3a
    444c:			; <UNDEFINED> instruction: 0xf7fd2006
    4450:			; <UNDEFINED> instruction: 0x4628ee3c
    4454:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    4458:			; <UNDEFINED> instruction: 0xf7fd2001
    445c:			; <UNDEFINED> instruction: 0xf7fded76
    4460:			; <UNDEFINED> instruction: 0xf7fdecaa
    4464:			; <UNDEFINED> instruction: 0x4621edba
    4468:	andcs	r4, r6, r3, lsl #12
    446c:			; <UNDEFINED> instruction: 0xf7fd681d
    4470:	blmi	a7fd28 <putsgent@@Base+0xa77c6c>
    4474:			; <UNDEFINED> instruction: 0xf8d3447b
    4478:	cmplt	r0, #112, 4
    447c:			; <UNDEFINED> instruction: 0xf7fd9303
    4480:	blls	ff6c0 <putsgent@@Base+0xf7604>
    4484:			; <UNDEFINED> instruction: 0xb3204604
    4488:	andcs	r4, r6, r4, lsr #18
    448c:			; <UNDEFINED> instruction: 0xf7fd4479
    4490:			; <UNDEFINED> instruction: 0x4628ee1c
    4494:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4498:	blls	d6d24 <putsgent@@Base+0xcec68>
    449c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    44a0:	andcs	r9, r2, r0
    44a4:	mcr	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    44a8:	andcs	r4, r6, r1, lsr #12
    44ac:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    44b0:			; <UNDEFINED> instruction: 0xf7fd4620
    44b4:	strb	lr, [pc, sl, lsr #24]
    44b8:	movwls	r4, #13880	; 0x3638
    44bc:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    44c0:	blls	d6d28 <putsgent@@Base+0xcec6c>
    44c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    44c8:	andcs	r9, r2, r0
    44cc:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    44d0:	strtmi	lr, [r8], -r2, asr #15
    44d4:			; <UNDEFINED> instruction: 0xf7fd9303
    44d8:	bmi	4ff8e8 <putsgent@@Base+0x4f782c>
    44dc:	tstcs	r1, r3, lsl #22
    44e0:	andls	r4, r0, sl, ror r4
    44e4:			; <UNDEFINED> instruction: 0xf7fd2002
    44e8:	ldr	lr, [r5, sl, ror #27]!
    44ec:	ldrdeq	r5, [r1], -r8
    44f0:	andeq	r0, r0, r8, lsl r2
    44f4:	andeq	r4, r0, r2, asr #7
    44f8:	andeq	r5, r1, r8, ror #27
    44fc:	andeq	r1, r2, r6, lsl sl
    4500:			; <UNDEFINED> instruction: 0x000049b4
    4504:			; <UNDEFINED> instruction: 0x000049b6
    4508:			; <UNDEFINED> instruction: 0x000049b8
    450c:	andeq	r5, r1, ip, asr #19
    4510:	andeq	r4, r0, sl, asr #32
    4514:	andeq	r4, r0, r8, ror #16
    4518:	andeq	r5, r1, r0, ror ip
    451c:	andeq	r3, r0, ip, ror #31
    4520:	andeq	r4, r0, lr, lsr r8
    4524:	andeq	r4, r0, r2, ror #15
    4528:	strdeq	r4, [r0], -ip
    452c:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    4530:	addlt	r4, r3, fp, ror r4
    4534:	teqlt	r3, fp, lsl r8
    4538:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    453c:	stmdavs	r0, {r8, ip, sp, pc}^
    4540:			; <UNDEFINED> instruction: 0xf85db003
    4544:	andls	pc, r1, r4, lsl #22
    4548:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    454c:	ldrb	r9, [r3, r1, lsl #16]!
    4550:	andeq	r1, r2, r4, ror #15
    4554:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    4558:	addlt	r4, r3, fp, ror r4
    455c:	cmnlt	r3, fp, lsl r8
    4560:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    4564:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    4568:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    456c:			; <UNDEFINED> instruction: 0xf7fd4479
    4570:	blx	fec3f6e0 <putsgent@@Base+0xfec37624>
    4574:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4578:			; <UNDEFINED> instruction: 0xf85db003
    457c:	andls	pc, r1, r4, lsl #22
    4580:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    4584:	strb	r9, [fp, r1, lsl #16]!
    4588:			; <UNDEFINED> instruction: 0x000217bc
    458c:	andeq	r3, r0, r8, ror #29
    4590:			; <UNDEFINED> instruction: 0x460db5f0
    4594:	addlt	r4, r5, pc, lsl r9
    4598:			; <UNDEFINED> instruction: 0x46064b1f
    459c:	bmi	7d5788 <putsgent@@Base+0x7cd6cc>
    45a0:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    45a4:	ldrbtmi	r4, [pc], #-1146	; 45ac <fchmod@plt+0x236c>
    45a8:	movwls	r6, #14363	; 0x381b
    45ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    45b0:			; <UNDEFINED> instruction: 0xb1bb7813
    45b4:			; <UNDEFINED> instruction: 0xf7ff4630
    45b8:			; <UNDEFINED> instruction: 0x4604fdbf
    45bc:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    45c0:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    45c4:			; <UNDEFINED> instruction: 0xf92ef000
    45c8:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    45cc:	blmi	496e28 <putsgent@@Base+0x48ed6c>
    45d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45d4:	blls	de644 <putsgent@@Base+0xd6588>
    45d8:	tstle	r8, sl, asr r0
    45dc:	ldcllt	0, cr11, [r0, #20]!
    45e0:	ldrb	r4, [r3, r8, lsr #12]!
    45e4:	mrc2	7, 3, pc, cr8, cr15, {7}
    45e8:	blmi	3fe580 <putsgent@@Base+0x3f64c4>
    45ec:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    45f0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    45f4:			; <UNDEFINED> instruction: 0xf7fd681f
    45f8:	stmdavs	r4!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    45fc:	tstcs	r1, r3, lsr r6
    4600:	strmi	r9, [r2], -r0, lsl #8
    4604:			; <UNDEFINED> instruction: 0xf7fd4638
    4608:			; <UNDEFINED> instruction: 0x4628ed3c
    460c:			; <UNDEFINED> instruction: 0xf7fde7de
    4610:	svclt	0x0000ebd2
    4614:	andeq	r5, r1, r8, lsl r8
    4618:	andeq	r0, r0, r8, lsl r2
    461c:	andeq	r1, r2, r0, ror r7
    4620:	andeq	r5, r1, lr, lsl #16
    4624:	andeq	r5, r1, r4, ror #15
    4628:	andeq	r0, r0, r4, lsr #4
    462c:	andeq	r4, r0, r2, lsl r7
    4630:			; <UNDEFINED> instruction: 0x460db5f0
    4634:	addlt	r4, r5, r0, lsr #18
    4638:	strmi	r4, [r6], -r0, lsr #22
    463c:	bmi	815828 <putsgent@@Base+0x80d76c>
    4640:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    4644:	ldrbtmi	r4, [pc], #-1146	; 464c <fchmod@plt+0x240c>
    4648:	movwls	r6, #14363	; 0x381b
    464c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4650:	cmnlt	r3, #1245184	; 0x130000
    4654:			; <UNDEFINED> instruction: 0xf7ff4630
    4658:	strmi	pc, [r4], -pc, ror #26
    465c:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    4660:	stmdbge	r2, {r6, r8, ip, sp, pc}
    4664:			; <UNDEFINED> instruction: 0xf8def000
    4668:	blls	b0c50 <putsgent@@Base+0xa8b94>
    466c:	svclt	0x00a82b00
    4670:	blle	295eec <putsgent@@Base+0x28de30>
    4674:	blmi	456ecc <putsgent@@Base+0x44ee10>
    4678:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    467c:	blls	de6ec <putsgent@@Base+0xd6630>
    4680:	tstle	r7, sl, asr r0
    4684:	andlt	r4, r5, r8, lsr #12
    4688:	blmi	433e50 <putsgent@@Base+0x42bd94>
    468c:	ldmdbmi	r0, {r0, r2, r9, sp}
    4690:	ldmpl	fp!, {sp}^
    4694:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4698:	bl	1d42694 <putsgent@@Base+0x1d3a5d8>
    469c:	ldrtmi	r6, [r3], -r4, ror #16
    46a0:	strls	r2, [r0], #-257	; 0xfffffeff
    46a4:	ldrtmi	r4, [r8], -r2, lsl #12
    46a8:	stcl	7, cr15, [sl], #1012	; 0x3f4
    46ac:			; <UNDEFINED> instruction: 0xf7ffe7e2
    46b0:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    46b4:	bl	1fc26b0 <putsgent@@Base+0x1fba5f4>
    46b8:	andeq	r5, r1, r8, ror r7
    46bc:	andeq	r0, r0, r8, lsl r2
    46c0:	ldrdeq	r1, [r2], -r0
    46c4:	andeq	r5, r1, lr, ror #14
    46c8:	andeq	r5, r1, ip, lsr r7
    46cc:	andeq	r0, r0, r4, lsr #4
    46d0:	andeq	r4, r0, r0, ror r6
    46d4:			; <UNDEFINED> instruction: 0x460db5f0
    46d8:	addlt	r4, r5, pc, lsl r9
    46dc:			; <UNDEFINED> instruction: 0x46064b1f
    46e0:	bmi	7d58cc <putsgent@@Base+0x7cd810>
    46e4:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    46e8:	ldrbtmi	r4, [pc], #-1146	; 46f0 <fchmod@plt+0x24b0>
    46ec:	movwls	r6, #14363	; 0x381b
    46f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46f4:			; <UNDEFINED> instruction: 0xb1bb7813
    46f8:			; <UNDEFINED> instruction: 0xf7ff4630
    46fc:			; <UNDEFINED> instruction: 0x4604fd1d
    4700:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    4704:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    4708:			; <UNDEFINED> instruction: 0xf88cf000
    470c:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    4710:	blmi	496f6c <putsgent@@Base+0x48eeb0>
    4714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4718:	blls	de788 <putsgent@@Base+0xd66cc>
    471c:	tstle	r8, sl, asr r0
    4720:	ldcllt	0, cr11, [r0, #20]!
    4724:	ldrb	r4, [r3, r8, lsr #12]!
    4728:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    472c:	blmi	3fe6c4 <putsgent@@Base+0x3f6608>
    4730:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    4734:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    4738:			; <UNDEFINED> instruction: 0xf7fd681f
    473c:	stmdavs	r4!, {r2, r5, r8, r9, fp, sp, lr, pc}^
    4740:	tstcs	r1, r3, lsr r6
    4744:	strmi	r9, [r2], -r0, lsl #8
    4748:			; <UNDEFINED> instruction: 0xf7fd4638
    474c:			; <UNDEFINED> instruction: 0x4628ec9a
    4750:			; <UNDEFINED> instruction: 0xf7fde7de
    4754:	svclt	0x0000eb30
    4758:	ldrdeq	r5, [r1], -r4
    475c:	andeq	r0, r0, r8, lsl r2
    4760:	andeq	r1, r2, ip, lsr #12
    4764:	andeq	r5, r1, sl, asr #13
    4768:	andeq	r5, r1, r0, lsr #13
    476c:	andeq	r0, r0, r4, lsr #4
    4770:	andeq	r4, r0, lr, asr #11
    4774:			; <UNDEFINED> instruction: 0x460db5f0
    4778:	addlt	r4, r5, pc, lsl r9
    477c:			; <UNDEFINED> instruction: 0x46064b1f
    4780:	bmi	7d596c <putsgent@@Base+0x7cd8b0>
    4784:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    4788:	ldrbtmi	r4, [pc], #-1146	; 4790 <fchmod@plt+0x2550>
    478c:	movwls	r6, #14363	; 0x381b
    4790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4794:			; <UNDEFINED> instruction: 0xb1bb7813
    4798:			; <UNDEFINED> instruction: 0xf7ff4630
    479c:	strmi	pc, [r4], -sp, asr #25
    47a0:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    47a4:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    47a8:			; <UNDEFINED> instruction: 0xf872f000
    47ac:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    47b0:	blmi	49700c <putsgent@@Base+0x48ef50>
    47b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47b8:	blls	de828 <putsgent@@Base+0xd676c>
    47bc:	tstle	r8, sl, asr r0
    47c0:	ldcllt	0, cr11, [r0, #20]!
    47c4:	ldrb	r4, [r3, r8, lsr #12]!
    47c8:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    47cc:	blmi	3fe764 <putsgent@@Base+0x3f66a8>
    47d0:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    47d4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    47d8:			; <UNDEFINED> instruction: 0xf7fd681f
    47dc:	stmdavs	r4!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    47e0:	tstcs	r1, r3, lsr r6
    47e4:	strmi	r9, [r2], -r0, lsl #8
    47e8:			; <UNDEFINED> instruction: 0xf7fd4638
    47ec:	strtmi	lr, [r8], -sl, asr #24
    47f0:			; <UNDEFINED> instruction: 0xf7fde7de
    47f4:	svclt	0x0000eae0
    47f8:	andeq	r5, r1, r4, lsr r6
    47fc:	andeq	r0, r0, r8, lsl r2
    4800:	andeq	r1, r2, ip, lsl #11
    4804:	andeq	r5, r1, sl, lsr #12
    4808:	andeq	r5, r1, r0, lsl #12
    480c:	andeq	r0, r0, r4, lsr #4
    4810:	andeq	r4, r0, lr, lsr #10
    4814:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4818:	rsbseq	pc, r0, #12779520	; 0xc30000
    481c:	svclt	0x00004770
    4820:	andeq	r5, r1, lr, asr #17
    4824:	blmi	617088 <putsgent@@Base+0x60efcc>
    4828:	ldrblt	r4, [r0, #1146]!	; 0x47a
    482c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4830:	strmi	r4, [lr], -r4, lsl #12
    4834:	ldmdavs	fp, {r8, r9, sl, sp}
    4838:			; <UNDEFINED> instruction: 0xf04f9301
    483c:			; <UNDEFINED> instruction: 0xf7fd0300
    4840:	ldrtmi	lr, [sl], -ip, asr #23
    4844:	strmi	r4, [r5], -r9, ror #12
    4848:	eorvs	r4, pc, r0, lsr #12
    484c:	b	c42848 <putsgent@@Base+0xc3a78c>
    4850:	orrslt	r7, fp, r3, lsr #16
    4854:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    4858:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    485c:	andle	r2, sp, r2, lsr #20
    4860:	andcs	r6, r1, r0, lsr r0
    4864:	blmi	217090 <putsgent@@Base+0x20efd4>
    4868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    486c:	blls	5e8dc <putsgent@@Base+0x56820>
    4870:	qaddle	r4, sl, r5
    4874:	ldcllt	0, cr11, [r0, #12]!
    4878:			; <UNDEFINED> instruction: 0xe7f34638
    487c:			; <UNDEFINED> instruction: 0xe7f14618
    4880:	b	fe64287c <putsgent@@Base+0xfe63a7c0>
    4884:	andeq	r5, r1, ip, lsl #11
    4888:	andeq	r0, r0, r8, lsl r2
    488c:	andeq	r5, r1, ip, asr #10
    4890:	blmi	6170f4 <putsgent@@Base+0x60f038>
    4894:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4898:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    489c:	strmi	r4, [lr], -r4, lsl #12
    48a0:	ldmdavs	fp, {r8, r9, sl, sp}
    48a4:			; <UNDEFINED> instruction: 0xf04f9301
    48a8:			; <UNDEFINED> instruction: 0xf7fd0300
    48ac:			; <UNDEFINED> instruction: 0x463aeb96
    48b0:	strmi	r4, [r5], -r9, ror #12
    48b4:	eorvs	r4, pc, r0, lsr #12
    48b8:	bl	16428b4 <putsgent@@Base+0x163a7f8>
    48bc:	orrslt	r7, fp, r3, lsr #16
    48c0:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    48c4:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    48c8:	andle	r2, sp, r2, lsr #20
    48cc:	andcs	r6, r1, r0, lsr r0
    48d0:	blmi	2170fc <putsgent@@Base+0x20f040>
    48d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48d8:	blls	5e948 <putsgent@@Base+0x5688c>
    48dc:	qaddle	r4, sl, r5
    48e0:	ldcllt	0, cr11, [r0, #12]!
    48e4:			; <UNDEFINED> instruction: 0xe7f34638
    48e8:			; <UNDEFINED> instruction: 0xe7f14618
    48ec:	b	18c28e8 <putsgent@@Base+0x18ba82c>
    48f0:	andeq	r5, r1, r0, lsr #10
    48f4:	andeq	r0, r0, r8, lsl r2
    48f8:	andeq	r5, r1, r0, ror #9
    48fc:	ldrbmi	r6, [r0, -r0, lsl #16]!
    4900:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    4904:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    4908:	teqlt	sl, r2, asr r8
    490c:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    4910:	movwle	r4, #12953	; 0x3299
    4914:	andcs	fp, r1, ip, lsl #31
    4918:	ldrbmi	r2, [r0, -r0]!
    491c:	rscscc	pc, pc, pc, asr #32
    4920:	andcs	r4, r1, r0, ror r7
    4924:	svclt	0x00004770
    4928:	eorsle	r2, r4, r0, lsl #16
    492c:			; <UNDEFINED> instruction: 0x460fb5f0
    4930:	addlt	r4, r3, sl, lsl r9
    4934:	stmdavs	r0, {r0, r2, r9, sl, lr}
    4938:	tstls	r1, r9, ror r4
    493c:	blx	1942942 <putsgent@@Base+0x193a886>
    4940:	andsle	r3, r9, r1
    4944:	stmdavs	r8!, {r0, r8, fp, ip, pc}^
    4948:	blx	17c294e <putsgent@@Base+0x17ba892>
    494c:	andsle	r3, r3, r1
    4950:	movwcc	r6, #6315	; 0x18ab
    4954:	stmiavs	fp!, {r4, ip, lr, pc}^
    4958:	ldmdavs	r8, {r0, r1, r4, r7, r8, ip, sp, pc}
    495c:	mnfmid	f3, f0
    4960:	ldrbtmi	r2, [lr], #-1028	; 0xfffffbfc
    4964:	stmiavs	fp!, {r0, r1, sp, lr, pc}^
    4968:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    496c:	ldrtmi	fp, [r1], -r0, asr #2
    4970:	blx	12c2976 <putsgent@@Base+0x12ba8ba>
    4974:	mvnsle	r3, r1
    4978:	rscscc	pc, pc, pc, asr #32
    497c:	ldcllt	0, cr11, [r0, #12]!
    4980:			; <UNDEFINED> instruction: 0x46284639
    4984:	b	dc2980 <putsgent@@Base+0xdba8c4>
    4988:			; <UNDEFINED> instruction: 0xf04f3001
    498c:	svclt	0x001830ff
    4990:	andlt	r2, r3, r0
    4994:			; <UNDEFINED> instruction: 0xf04fbdf0
    4998:			; <UNDEFINED> instruction: 0x477030ff
    499c:	strdeq	r3, [r0], -r4
    49a0:	ldrdeq	r4, [r0], -sl
    49a4:	blt	ff6409b0 <putsgent@@Base+0xff6388f4>
    49a8:	blt	11409b0 <putsgent@@Base+0x11388f4>
    49ac:	blt	1a409b4 <putsgent@@Base+0x1a388f8>
    49b0:	tstcs	r0, r4, asr r8
    49b4:	svcmi	0x00f0e92d
    49b8:	addlt	r4, r3, r8, ror r4
    49bc:	mrc2	7, 1, pc, cr8, cr15, {7}
    49c0:	andcs	fp, r1, r8, lsl r9
    49c4:	pop	{r0, r1, ip, sp, pc}
    49c8:	blmi	13e8990 <putsgent@@Base+0x13e08d4>
    49cc:			; <UNDEFINED> instruction: 0xf8d3447b
    49d0:			; <UNDEFINED> instruction: 0xf1b88418
    49d4:	rscsle	r0, r4, r0, lsl #30
    49d8:	strmi	r0, [r4], -r5, lsl #1
    49dc:	and	r2, r4, r0, lsl #12
    49e0:	ldrdhi	pc, [ip], -r8
    49e4:	svceq	0x0000f1b8
    49e8:			; <UNDEFINED> instruction: 0xf898d0eb
    49ec:			; <UNDEFINED> instruction: 0xf8d83010
    49f0:	vaddl.u8	<illegal reg q11.5>, d3, d4
    49f4:			; <UNDEFINED> instruction: 0xf0830300
    49f8:	svccs	0x00000301
    49fc:			; <UNDEFINED> instruction: 0xf043bf08
    4a00:			; <UNDEFINED> instruction: 0xf0130301
    4a04:	strdle	r0, [fp, #63]!	; 0x3f
    4a08:	ldmdavs	r1, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
    4a0c:	rscle	r2, r7, r0, lsl #18
    4a10:	svcge	0x0004f852
    4a14:			; <UNDEFINED> instruction: 0xf1ba3301
    4a18:	mvnsle	r0, r0, lsl #30
    4a1c:	sbcsle	r4, pc, #156, 4	; 0xc0000009
    4a20:			; <UNDEFINED> instruction: 0xf7fd2014
    4a24:	pkhtbmi	lr, r3, r0, asr #20
    4a28:	rsble	r2, r3, r0, lsl #16
    4a2c:			; <UNDEFINED> instruction: 0xf0004638
    4a30:	strmi	pc, [r1], r7, lsr #20
    4a34:	andeq	pc, r4, fp, asr #17
    4a38:	subsle	r2, r1, r0, lsl #16
    4a3c:	mulscc	r0, fp, r8
    4a40:	andge	pc, r0, fp, asr #17
    4a44:			; <UNDEFINED> instruction: 0xf04346aa
    4a48:			; <UNDEFINED> instruction: 0xf88b0301
    4a4c:	ldmvs	fp!, {r4, ip, sp}^
    4a50:	cmplt	r0, r8, asr r9
    4a54:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a58:			; <UNDEFINED> instruction: 0xf84368fb
    4a5c:			; <UNDEFINED> instruction: 0xf10a600a
    4a60:			; <UNDEFINED> instruction: 0xf8530a04
    4a64:	stmdacs	r0, {r1, r3}
    4a68:			; <UNDEFINED> instruction: 0xf8d9d1f4
    4a6c:	ldmdbpl	r1, {r2, r3, sp}^
    4a70:	pkhbtmi	r4, sl, r3, lsl #12
    4a74:	bicslt	r4, r9, pc, lsl #12
    4a78:	strcs	r4, [r0, -sl, lsr #13]
    4a7c:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    4a80:			; <UNDEFINED> instruction: 0x370100ba
    4a84:	andls	fp, r1, #40, 2
    4a88:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a8c:	ldrdcc	pc, [ip], -r9
    4a90:			; <UNDEFINED> instruction: 0xf8539a01
    4a94:	addspl	r1, r9, sl
    4a98:	andvs	pc, sl, r3, asr #16
    4a9c:	beq	140ecc <putsgent@@Base+0x138e10>
    4aa0:	andcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    4aa4:	mvnle	r2, r0, lsl #20
    4aa8:	beq	fe1ff3ec <putsgent@@Base+0xfe1f7330>
    4aac:	andeq	lr, sl, #3072	; 0xc00
    4ab0:	smladcc	r1, r0, r8, r6
    4ab4:	ldrhlt	r0, [r8, #-15]
    4ab8:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4abc:	ldrdcc	pc, [ip], -r9
    4ac0:			; <UNDEFINED> instruction: 0xf8431d3a
    4ac4:	ldrtmi	r6, [sl], sl
    4ac8:			; <UNDEFINED> instruction: 0x461759d8
    4acc:	mvnsle	r2, r0, lsl #16
    4ad0:	ldrdcc	pc, [ip], -r8
    4ad4:	movwhi	lr, #10699	; 0x29cb
    4ad8:	andlt	pc, ip, r8, asr #17
    4adc:			; <UNDEFINED> instruction: 0xe78446d8
    4ae0:			; <UNDEFINED> instruction: 0xf7fd4658
    4ae4:			; <UNDEFINED> instruction: 0xf7fde912
    4ae8:	andcs	lr, ip, #120, 20	; 0x78000
    4aec:	strbmi	r4, [r8], -r3, lsl #12
    4af0:			; <UNDEFINED> instruction: 0xe767601a
    4af4:	b	1c42af0 <putsgent@@Base+0x1c3aa34>
    4af8:	strmi	r2, [r3], -ip, lsl #4
    4afc:	andsvs	r4, sl, r8, asr r6
    4b00:	svclt	0x0000e760
    4b04:	strdeq	r4, [r0], -r0
    4b08:			; <UNDEFINED> instruction: 0x000159b0
    4b0c:	svcmi	0x00f0e92d
    4b10:	stfs	f2, [sp, #-0]
    4b14:	ldmdami	fp!, {r1, r8, r9, fp, pc}^
    4b18:	addlt	r4, fp, r8, ror r4
    4b1c:	stc2	7, cr15, [r8, #1020]	; 0x3fc
    4b20:	blmi	1e71888 <putsgent@@Base+0x1e697cc>
    4b24:			; <UNDEFINED> instruction: 0xf8d3447b
    4b28:			; <UNDEFINED> instruction: 0xf1b99418
    4b2c:	eorle	r0, r4, r0, lsl #30
    4b30:			; <UNDEFINED> instruction: 0x46ca4b76
    4b34:	movwls	r4, #38011	; 0x947b
    4b38:	ldrdmi	pc, [ip], -sl
    4b3c:			; <UNDEFINED> instruction: 0xf8dab1ec
    4b40:	stmdavs	r6!, {r2, ip, lr}^
    4b44:	svclt	0x00182d00
    4b48:	andle	r2, lr, r0, lsl #28
    4b4c:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
    4b50:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b54:	ldmdavs	r1!, {r3, r6, r8, fp, ip, sp, pc}^
    4b58:			; <UNDEFINED> instruction: 0xf7fd6868
    4b5c:	pkhbtmi	lr, r1, r2, lsl #17
    4b60:	stmiavs	sl!, {r3, r4, r8, fp, ip, sp, pc}
    4b64:	addsmi	r6, sl, #11730944	; 0xb30000
    4b68:	stmiavs	r4!, {r0, r1, r2, r3, ip, lr, pc}^
    4b6c:	mvnle	r2, r0, lsl #24
    4b70:	ldrdge	pc, [ip], -sl
    4b74:	svceq	0x0000f1ba
    4b78:			; <UNDEFINED> instruction: 0xf04fd1de
    4b7c:	ldrbmi	r0, [r0], -r1, lsl #20
    4b80:	ldc	0, cr11, [sp], #44	; 0x2c
    4b84:	pop	{r1, r8, r9, fp, pc}
    4b88:			; <UNDEFINED> instruction: 0xf8da8ff0
    4b8c:	strbmi	r8, [r0], -r0
    4b90:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b94:	ldrdlt	pc, [r0], -r4
    4b98:	ldrbmi	r4, [r8], -r7, lsl #12
    4b9c:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ba0:	cfstrsne	mvf4, [r1], {56}	; 0x38
    4ba4:	strmi	r9, [r8], -r4, lsl #2
    4ba8:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bac:	andls	r9, r5, r4, lsl #18
    4bb0:			; <UNDEFINED> instruction: 0xf0002800
    4bb4:	bls	264df4 <putsgent@@Base+0x25cd38>
    4bb8:	mvnscc	pc, #79	; 0x4f
    4bbc:	blhi	7f2f8 <putsgent@@Base+0x7723c>
    4bc0:	andcs	r9, r1, #0, 4
    4bc4:	bl	ac2bc0 <putsgent@@Base+0xabab04>
    4bc8:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, sp, lr}	; <UNPREDICTABLE>
    4bcc:	svccs	0x00009306
    4bd0:			; <UNDEFINED> instruction: 0x464ad07c
    4bd4:	svceq	0x0004f853
    4bd8:	andcc	r4, r1, #17825792	; 0x1100000
    4bdc:	mvnsle	r2, r0, lsl #16
    4be0:	ldmvs	r3!, {r3, r7, sl, fp, ip}^
    4be4:	movwls	r6, #18462	; 0x481e
    4be8:	blls	1318a8 <putsgent@@Base+0x1297ec>
    4bec:	ssatmi	r4, #3, r3, asr #13
    4bf0:	cdp	12, 0, cr9, cr8, cr6, {0}
    4bf4:	strls	r6, [r7, #-2576]	; 0xfffff5f0
    4bf8:	eorls	pc, r0, sp, asr #17
    4bfc:			; <UNDEFINED> instruction: 0x46354698
    4c00:			; <UNDEFINED> instruction: 0x46264691
    4c04:	stmdblt	r7!, {r3, r4, r5, r9, sl, lr}
    4c08:			; <UNDEFINED> instruction: 0xf856e059
    4c0c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    4c10:			; <UNDEFINED> instruction: 0x4629d055
    4c14:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c18:	mvnsle	r2, r0, lsl #16
    4c1c:	svcpl	0x0004f858
    4c20:	mvnle	r2, r0, lsl #26
    4c24:	bvs	44048c <putsgent@@Base+0x4383d0>
    4c28:	stcls	6, cr4, [r7, #-288]	; 0xfffffee0
    4c2c:			; <UNDEFINED> instruction: 0xf8dd3001
    4c30:	ldrbmi	r9, [r4], -r0, lsr #32
    4c34:	ldrdcs	r4, [r4, -sl]
    4c38:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c3c:	stmdacs	r0, {r7, r9, sl, lr}
    4c40:	ssatmi	sp, #26, r7, asr #0
    4c44:	blls	1b1208 <putsgent@@Base+0x1a914c>
    4c48:			; <UNDEFINED> instruction: 0xf04f1f02
    4c4c:			; <UNDEFINED> instruction: 0xf8420900
    4c50:			; <UNDEFINED> instruction: 0xf1097f04
    4c54:			; <UNDEFINED> instruction: 0xf8530901
    4c58:	svccs	0x00007f04
    4c5c:	blls	139440 <putsgent@@Base+0x131384>
    4c60:	orrlt	r6, lr, lr, lsl r8
    4c64:			; <UNDEFINED> instruction: 0xf8d89f04
    4c68:	strbmi	r0, [r3], r0
    4c6c:	ands	fp, r8, r8, lsl r9
    4c70:	svceq	0x0004f85b
    4c74:	ldrtmi	fp, [r1], -r8, lsr #3
    4c78:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c7c:	mvnsle	r2, r0, lsl #16
    4c80:	svcvs	0x0004f857
    4c84:	mvnle	r2, r0, lsl #28
    4c88:	blls	15f018 <putsgent@@Base+0x156f5c>
    4c8c:	andcc	pc, r0, sl, asr #17
    4c90:			; <UNDEFINED> instruction: 0xf8c568a3
    4c94:	tstlt	sl, ip
    4c98:	stmiavs	r3!, {r0, r1, r4, r7, sp, lr}
    4c9c:	ldrshvs	fp, [sl], #27
    4ca0:	b	13fea34 <putsgent@@Base+0x13f6978>
    4ca4:			; <UNDEFINED> instruction: 0xf8480389
    4ca8:	strbmi	r6, [r3], #-41	; 0xffffffd7
    4cac:			; <UNDEFINED> instruction: 0xf1092200
    4cb0:	subsvs	r0, sl, r1, lsl #18
    4cb4:	svcvs	0x0004f857
    4cb8:	bicsle	r2, r4, r0, lsl #28
    4cbc:			; <UNDEFINED> instruction: 0xf858e7e4
    4cc0:			; <UNDEFINED> instruction: 0xf1095f04
    4cc4:	vstrcs.16	s0, [r0, #-2]	; <UNPREDICTABLE>
    4cc8:			; <UNDEFINED> instruction: 0xe7abd19b
    4ccc:	ldrtmi	r2, [sl], -r1
    4cd0:			; <UNDEFINED> instruction: 0xf7fde787
    4cd4:	strbmi	lr, [sl], r2, lsl #19
    4cd8:	andvs	r2, r3, ip, lsl #6
    4cdc:	blmi	33ea20 <putsgent@@Base+0x336964>
    4ce0:	eorne	pc, r3, #64, 4
    4ce4:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    4ce8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4cec:			; <UNDEFINED> instruction: 0xf7fd4478
    4cf0:	stmdals	r5, {r1, r5, r7, r9, fp, sp, lr, pc}
    4cf4:			; <UNDEFINED> instruction: 0xf7fd46ca
    4cf8:			; <UNDEFINED> instruction: 0xf7fde808
    4cfc:	movwcs	lr, #51566	; 0xc96e
    4d00:	ldr	r6, [ip, -r3]!
    4d04:	muleq	r0, r0, r4
    4d08:	andeq	r5, r1, r8, asr r8
    4d0c:	andeq	r4, r0, ip, lsl #12
    4d10:	andeq	r4, r0, r0, lsl #9
    4d14:	andeq	r4, r0, lr, asr r4
    4d18:	andeq	r4, r0, r8, ror #8
    4d1c:	stmdami	r2, {r0, r9, sl, lr}
    4d20:			; <UNDEFINED> instruction: 0xf0024478
    4d24:	svclt	0x0000ba29
    4d28:	andeq	r5, r1, ip, asr r6
    4d2c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4d30:	svclt	0x00004770
    4d34:	andeq	r5, r1, lr, asr #12
    4d38:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4d3c:	blt	1040d4c <putsgent@@Base+0x1038c90>
    4d40:	andeq	r5, r1, r2, asr #12
    4d44:	stmdami	r2, {r0, r9, sl, lr}
    4d48:			; <UNDEFINED> instruction: 0xf0024478
    4d4c:	svclt	0x0000baa9
    4d50:	andeq	r5, r1, r4, lsr r6
    4d54:	stmdami	r2, {r0, r9, sl, lr}
    4d58:			; <UNDEFINED> instruction: 0xf0024478
    4d5c:	svclt	0x0000bef9
    4d60:	andeq	r5, r1, r4, lsr #12
    4d64:			; <UNDEFINED> instruction: 0x4604b538
    4d68:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4d6c:			; <UNDEFINED> instruction: 0x461d4618
    4d70:			; <UNDEFINED> instruction: 0xff12f002
    4d74:	stmvs	r3, {r1, sp, lr, pc}
    4d78:	andle	r4, r4, r3, lsr #5
    4d7c:			; <UNDEFINED> instruction: 0xf0024628
    4d80:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4d84:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    4d88:	andeq	r5, r1, r2, lsl r6
    4d8c:	stmdami	r2, {r0, r9, sl, lr}
    4d90:			; <UNDEFINED> instruction: 0xf0024478
    4d94:	svclt	0x0000bd19
    4d98:	andeq	r5, r1, ip, ror #11
    4d9c:	stmdami	r2, {r0, r9, sl, lr}
    4da0:			; <UNDEFINED> instruction: 0xf0024478
    4da4:	svclt	0x0000be59
    4da8:	ldrdeq	r5, [r1], -ip
    4dac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4db0:	cdplt	0, 15, cr15, cr2, cr2, {0}
    4db4:	andeq	r5, r1, lr, asr #11
    4db8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4dbc:	svclt	0x0000f002
    4dc0:	andeq	r5, r1, r2, asr #11
    4dc4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4dc8:	stclt	0, cr15, [r2], {2}
    4dcc:			; <UNDEFINED> instruction: 0x000155b6
    4dd0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4dd4:	stclt	0, cr15, [lr], {2}
    4dd8:	andeq	r5, r1, sl, lsr #11
    4ddc:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    4de0:	strtcc	pc, [r4], #-2194	; 0xfffff76e
    4de4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4de8:	strtcc	pc, [r4], #-2178	; 0xfffff77e
    4dec:	svclt	0x00004770
    4df0:	muleq	r1, lr, r5
    4df4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4df8:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    4dfc:	svclt	0x00004770
    4e00:	andeq	r5, r1, r6, lsl #11
    4e04:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4e08:	svclt	0x00004770
    4e0c:	andeq	r5, r1, r6, ror r5
    4e10:	stmdami	r2, {r0, r9, sl, lr}
    4e14:			; <UNDEFINED> instruction: 0xf0024478
    4e18:	svclt	0x0000bdfd
    4e1c:	andeq	r5, r1, r8, ror #10
    4e20:	stmdami	r3, {r1, r8, fp, lr}
    4e24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4e28:	bllt	1a40e38 <putsgent@@Base+0x1a38d7c>
    4e2c:			; <UNDEFINED> instruction: 0xfffffad9
    4e30:	andeq	r5, r1, r6, asr r5
    4e34:			; <UNDEFINED> instruction: 0x4605b538
    4e38:			; <UNDEFINED> instruction: 0xf7fc6800
    4e3c:	stmdavs	ip!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    4e40:			; <UNDEFINED> instruction: 0x4620b154
    4e44:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e48:	strmi	r2, [r2], -r0, lsl #2
    4e4c:			; <UNDEFINED> instruction: 0xf7fd4620
    4e50:	stmdavs	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    4e54:	svc	0x0058f7fc
    4e58:	cmnlt	r3, fp, ror #17
    4e5c:	teqlt	r8, r8, lsl r8
    4e60:			; <UNDEFINED> instruction: 0xf7fc2404
    4e64:	stmiavs	fp!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    4e68:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    4e6c:	mvnsle	r2, r0, lsl #16
    4e70:			; <UNDEFINED> instruction: 0xf7fc4618
    4e74:	strtmi	lr, [r8], -sl, asr #30
    4e78:	ldrhtmi	lr, [r8], -sp
    4e7c:	svclt	0x0042f7fc
    4e80:	mvnsmi	lr, sp, lsr #18
    4e84:	strmi	r2, [r5], -r1, lsl #2
    4e88:			; <UNDEFINED> instruction: 0xf7fc2010
    4e8c:			; <UNDEFINED> instruction: 0x4604eeda
    4e90:	stmiavs	fp!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    4e94:	adcvs	r6, r3, r8, lsr #16
    4e98:	svc	0x0080f7fc
    4e9c:	orrslt	r6, r0, #32
    4ea0:			; <UNDEFINED> instruction: 0xf7fc6868
    4ea4:	rsbvs	lr, r0, ip, ror pc
    4ea8:	stmiavs	sp!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    4eac:	stmdavs	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    4eb0:	movwlt	r4, #63018	; 0xf62a
    4eb4:	svcne	0x0004f852
    4eb8:	movwcc	r4, #5656	; 0x1618
    4ebc:	mvnsle	r2, r0, lsl #18
    4ec0:	addeq	r3, r0, r2
    4ec4:	svc	0x00fef7fc
    4ec8:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    4ecc:	rscvs	r4, r0, r6, lsl #12
    4ed0:	ldrtmi	fp, [r8], -r8, asr #3
    4ed4:	svc	0x0062f7fc
    4ed8:	movwcc	r4, #34371	; 0x8643
    4edc:	svceq	0x0004f848
    4ee0:			; <UNDEFINED> instruction: 0xf855b188
    4ee4:	blne	fe6e4afc <putsgent@@Base+0xfe6dca40>
    4ee8:	mvnsle	r2, r0, lsl #30
    4eec:	andcs	r4, r0, #855638016	; 0x33000000
    4ef0:			; <UNDEFINED> instruction: 0x4620601a
    4ef4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ef8:			; <UNDEFINED> instruction: 0xf7fc2004
    4efc:	strmi	lr, [r3], -r4, ror #31
    4f00:	stmdacs	r0, {r5, r6, r7, sp, lr}
    4f04:			; <UNDEFINED> instruction: 0x4620d1f3
    4f08:			; <UNDEFINED> instruction: 0xf7ff2400
    4f0c:			; <UNDEFINED> instruction: 0xe7f0ff93
    4f10:	mvnsmi	lr, sp, lsr #18
    4f14:	cdpmi	0, 4, cr11, cr5, cr10, {4}
    4f18:	andls	sl, r7, r3, lsl #22
    4f1c:	stmdami	r4, {r2, r9, fp, sp, pc}^
    4f20:	cfstrdmi	mvd4, [r4, #-504]	; 0xfffffe08
    4f24:	mcrrmi	9, 0, sl, r4, cr5	; <UNPREDICTABLE>
    4f28:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    4f2c:	mcrmi	4, 2, r4, cr3, cr12, {3}
    4f30:	andls	r6, r9, r0, lsl #16
    4f34:	andeq	pc, r0, pc, asr #32
    4f38:	strls	r4, [r5, #-2113]	; 0xfffff7bf
    4f3c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    4f40:	strls	r9, [r8, #-1030]	; 0xfffffbfa
    4f44:	strls	r4, [r4, #-1150]	; 0xfffffb82
    4f48:	stc2	0, cr15, [r8], {1}
    4f4c:			; <UNDEFINED> instruction: 0x9c03b9f0
    4f50:	strcs	pc, [r7, #-964]	; 0xfffffc3c
    4f54:	ldrbteq	pc, [pc], #-20	; 4f5c <fchmod@plt+0x2d1c>	; <UNPREDICTABLE>
    4f58:	stfcsd	f5, [r1, #-176]	; 0xffffff50
    4f5c:	ldclcs	15, cr11, [pc, #-96]!	; 4f04 <fchmod@plt+0x2cc4>
    4f60:	movwcs	fp, #7948	; 0x1f0c
    4f64:			; <UNDEFINED> instruction: 0xf0832300
    4f68:	stccs	3, cr0, [r0, #-4]
    4f6c:	movwcs	fp, #3848	; 0xf08
    4f70:	teqle	r6, r0, lsl #22
    4f74:	blmi	b97848 <putsgent@@Base+0xb8f78c>
    4f78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f7c:	blls	25efec <putsgent@@Base+0x256f30>
    4f80:	cmple	r0, sl, asr r0
    4f84:	andlt	r4, sl, r0, lsr #12
    4f88:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4f8c:	strtmi	r4, [r8], -lr, lsr #22
    4f90:	andcs	r4, r5, #753664	; 0xb8000
    4f94:	ldrbtcc	pc, [pc], #79	; 4f9c <fchmod@plt+0x2d5c>	; <UNPREDICTABLE>
    4f98:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    4f9c:			; <UNDEFINED> instruction: 0xf7fc681d
    4fa0:	blmi	b00b70 <putsgent@@Base+0xaf8ab4>
    4fa4:	ldmpl	r3!, {r0, r8, sp}^
    4fa8:			; <UNDEFINED> instruction: 0x4602681b
    4fac:			; <UNDEFINED> instruction: 0xf7fd4628
    4fb0:	ldrb	lr, [pc, r8, ror #16]
    4fb4:	andcs	r4, r5, #36, 22	; 0x9000
    4fb8:			; <UNDEFINED> instruction: 0xf04f4926
    4fbc:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    4fc0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    4fc4:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    4fc8:	blls	d7454 <putsgent@@Base+0xcf398>
    4fcc:	cmneq	pc, #3	; <UNPREDICTABLE>
    4fd0:	strtmi	r4, [r8], -r2, lsl #12
    4fd4:	tstcs	r1, r5, ror r8
    4fd8:	stmdavs	fp!, {r8, r9, ip, pc}
    4fdc:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fe0:	blmi	67ef08 <putsgent@@Base+0x676e4c>
    4fe4:	ldmdbmi	ip, {r0, r2, r9, sp}
    4fe8:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    4fec:	ldrdhi	pc, [r0], -r7
    4ff0:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4ff4:	tstcs	r1, r6, lsl fp
    4ff8:	strls	r5, [r0, #-2294]	; 0xfffff70a
    4ffc:			; <UNDEFINED> instruction: 0x46026833
    5000:			; <UNDEFINED> instruction: 0xf7fd4640
    5004:	ldmdbmi	r5, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    5008:	andcs	r4, r5, #32, 12	; 0x2000000
    500c:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    5010:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    5014:	tstcs	r1, r3, lsr r8
    5018:	ldrbtcc	pc, [pc], #79	; 5020 <fchmod@plt+0x2de0>	; <UNPREDICTABLE>
    501c:	strtmi	r4, [r8], -r2, lsl #12
    5020:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5024:			; <UNDEFINED> instruction: 0xf7fce7a6
    5028:	svclt	0x0000eec6
    502c:	muleq	r1, r4, lr
    5030:	andeq	r0, r0, r8, lsl r2
    5034:	andeq	r4, r0, lr, asr #4
    5038:	andeq	r4, r0, r4, asr r2
    503c:	andeq	r4, r1, r0, ror lr
    5040:	andeq	r4, r0, r6, asr #4
    5044:	andeq	r4, r1, ip, lsr lr
    5048:	andeq	r0, r0, r4, lsr #4
    504c:	strdeq	r4, [r0], -sl
    5050:	andeq	r0, r0, r0, lsr #4
    5054:	strdeq	r4, [r0], -ip
    5058:	andeq	r4, r0, r6, lsl #4
    505c:	andeq	r4, r0, r8, lsl #3
    5060:	blmi	16175c4 <putsgent@@Base+0x160f508>
    5064:	bmi	1616250 <putsgent@@Base+0x160e194>
    5068:	mvnsmi	lr, sp, lsr #18
    506c:	stmiapl	fp, {r3, r7, ip, sp, pc}^
    5070:	andcs	r4, r4, r6, lsl #12
    5074:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    5078:			; <UNDEFINED> instruction: 0xf04f9307
    507c:	movwcs	r0, #768	; 0x300
    5080:	movwcs	lr, #18893	; 0x49cd
    5084:	movwls	r9, #13062	; 0x3306
    5088:	svc	0x001cf7fc
    508c:	ldrbtmi	r4, [pc], #-3919	; 5094 <fchmod@plt+0x2e54>
    5090:			; <UNDEFINED> instruction: 0xf0002800
    5094:			; <UNDEFINED> instruction: 0x232d808f
    5098:	ldrbeq	r7, [r3, r3]!
    509c:	streq	pc, [r2, #-6]
    50a0:	strble	r4, [r2, #-1540]	; 0xfffff9fc
    50a4:	subvc	r2, r3, r5, asr r3
    50a8:	cmple	r4, r0, lsl #26
    50ac:	stmdami	r8, {r0, r2, r7, ip, sp, lr}^
    50b0:	bge	efcc0 <putsgent@@Base+0xe7c04>
    50b4:	ldrbtmi	sl, [r8], #-2308	; 0xfffff6fc
    50b8:			; <UNDEFINED> instruction: 0xf0019405
    50bc:	strmi	pc, [r3], -pc, asr #22
    50c0:	ldrmi	r4, [ip], -r0, lsr #12
    50c4:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    50c8:	cmple	r7, r0, lsl #24
    50cc:			; <UNDEFINED> instruction: 0xf3c59d02
    50d0:			; <UNDEFINED> instruction: 0xf0152607
    50d4:	cmple	r5, pc, ror r5
    50d8:	svclt	0x00182e00
    50dc:	eorle	r2, r7, pc, ror lr
    50e0:	andcs	r4, r5, #60, 22	; 0xf000
    50e4:			; <UNDEFINED> instruction: 0x4628493c
    50e8:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    50ec:			; <UNDEFINED> instruction: 0xf8d84479
    50f0:			; <UNDEFINED> instruction: 0xf7fc4000
    50f4:	blmi	e80a1c <putsgent@@Base+0xe78960>
    50f8:	strmi	r2, [r2], -r1, lsl #2
    50fc:	ldmpl	ip!, {r5, r9, sl, lr}^
    5100:	stmdavs	r3!, {r9, sl, ip, pc}
    5104:	svc	0x00bcf7fc
    5108:			; <UNDEFINED> instruction: 0x46284935
    510c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5110:	ldrdvs	pc, [r0], -r8
    5114:	mrc	7, 1, APSR_nzcv, cr6, cr12, {7}
    5118:	tstcs	r1, r3, lsr #16
    511c:	ldrbcc	pc, [pc, #79]!	; 5173 <fchmod@plt+0x2f33>	; <UNPREDICTABLE>
    5120:	ldrtmi	r4, [r0], -r2, lsl #12
    5124:	svc	0x00acf7fc
    5128:	stmdblt	sp!, {r1, sp, lr, pc}^
    512c:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    5130:	blmi	9179e8 <putsgent@@Base+0x90f92c>
    5134:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5138:	blls	1df1a8 <putsgent@@Base+0x1d70ec>
    513c:	teqle	ip, sl, asr r0
    5140:	andlt	r4, r8, r8, lsr #12
    5144:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5148:	andcs	r2, r1, #134217728	; 0x8000000
    514c:	strtpl	r2, [r1], #327	; 0x147
    5150:	strbtpl	r2, [r2], #512	; 0x200
    5154:	movwcs	lr, #14251	; 0x37ab
    5158:	ldrb	r2, [r7, r2, lsl #4]!
    515c:	andcs	r4, r5, #29696	; 0x7400
    5160:	andcs	r4, r0, r1, lsr #18
    5164:	ldrbcc	pc, [pc, #79]!	; 51bb <fchmod@plt+0x2f7b>	; <UNPREDICTABLE>
    5168:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    516c:			; <UNDEFINED> instruction: 0xf7fc681c
    5170:	blmi	6c09a0 <putsgent@@Base+0x6b88e4>
    5174:	ldmpl	fp!, {r0, r8, sp}^
    5178:			; <UNDEFINED> instruction: 0x4602681b
    517c:			; <UNDEFINED> instruction: 0xf7fc4620
    5180:	ldrb	lr, [r5, r0, lsl #31]
    5184:			; <UNDEFINED> instruction: 0x46204b13
    5188:	andcs	r4, r5, #24, 18	; 0x60000
    518c:	ldrbcc	pc, [pc, #79]!	; 51e3 <fchmod@plt+0x2fa3>	; <UNPREDICTABLE>
    5190:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    5194:			; <UNDEFINED> instruction: 0xf7fc681c
    5198:	ldmdbmi	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    519c:			; <UNDEFINED> instruction: 0xf0039b02
    51a0:			; <UNDEFINED> instruction: 0x4602037f
    51a4:	ldmdapl	ip!, {r5, r9, sl, lr}^
    51a8:	movwls	r2, #257	; 0x101
    51ac:			; <UNDEFINED> instruction: 0xf7fc6823
    51b0:	ldr	lr, [sp, r8, ror #30]!
    51b4:	ldrbcc	pc, [pc, #79]!	; 520b <fchmod@plt+0x2fcb>	; <UNPREDICTABLE>
    51b8:			; <UNDEFINED> instruction: 0xf7fce7ba
    51bc:	svclt	0x0000edfc
    51c0:	andeq	r4, r1, r0, asr sp
    51c4:	andeq	r0, r0, r8, lsl r2
    51c8:	muleq	r0, ip, r1
    51cc:	andeq	r4, r1, r6, lsr #26
    51d0:	andeq	r4, r0, r6, ror #2
    51d4:	andeq	r0, r0, r4, lsr #4
    51d8:	andeq	r4, r0, r4, lsr #3
    51dc:	andeq	r0, r0, r0, lsr #4
    51e0:	andeq	r4, r0, r2, lsr #2
    51e4:	andeq	r4, r1, r0, lsl #25
    51e8:	andeq	r4, r0, r6, asr #1
    51ec:	andeq	r4, r0, r6, asr #1
    51f0:	ldrbmi	r6, [r0, -r0, lsl #16]!
    51f4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    51f8:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    51fc:	teqlt	sl, r2, asr r8
    5200:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    5204:	movwle	r4, #12953	; 0x3299
    5208:	andcs	fp, r1, ip, lsl #31
    520c:	ldrbmi	r2, [r0, -r0]!
    5210:	rscscc	pc, pc, pc, asr #32
    5214:	andcs	r4, r1, r0, ror r7
    5218:	svclt	0x00004770
    521c:	eorsle	r2, r7, r0, lsl #16
    5220:			; <UNDEFINED> instruction: 0x460db530
    5224:	addlt	r4, r3, ip, lsl r9
    5228:	stmdavs	r0, {r2, r9, sl, lr}
    522c:	tstls	r1, r9, ror r4
    5230:	mcr2	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    5234:	eorle	r3, r8, r1
    5238:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    523c:	mcr2	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    5240:	eorle	r3, r2, r1
    5244:	movwcc	r6, #6307	; 0x18a3
    5248:	stmiavs	r3!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    524c:	andsle	r3, ip, r1, lsl #6
    5250:	stmdbvs	r0!, {r0, r8, fp, ip, pc}
    5254:	mrc2	7, 6, pc, cr8, cr14, {7}
    5258:	andsle	r3, r6, r1
    525c:	stmdbvs	r0!, {r0, r8, fp, ip, pc}^
    5260:	mrc2	7, 6, pc, cr2, cr14, {7}
    5264:	andsle	r3, r0, r1
    5268:	stmibvs	r0!, {r0, r8, fp, ip, pc}
    526c:	mcr2	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5270:	andle	r3, sl, r1
    5274:	strtmi	r4, [r0], -r9, lsr #12
    5278:	mcr	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    527c:			; <UNDEFINED> instruction: 0xf04f3001
    5280:	svclt	0x001830ff
    5284:	andlt	r2, r3, r0
    5288:			; <UNDEFINED> instruction: 0xf04fbd30
    528c:	udf	#41743	; 0xa30f
    5290:	rscscc	pc, pc, pc, asr #32
    5294:	svclt	0x00004770
    5298:	andeq	r3, r0, r0
    529c:	svclt	0x0014f000
    52a0:	stmlt	r2, {ip, sp, lr, pc}
    52a4:	stmialt	r0!, {ip, sp, lr, pc}
    52a8:	stmdami	r2, {r0, r9, sl, lr}
    52ac:			; <UNDEFINED> instruction: 0xf0014478
    52b0:	svclt	0x0000bf63
    52b4:	andeq	r5, r1, ip, lsl r5
    52b8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    52bc:	svclt	0x00004770
    52c0:	andeq	r5, r1, lr, lsl #10
    52c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    52c8:	svclt	0x007af001
    52cc:	andeq	r5, r1, r2, lsl #10
    52d0:	stmdami	r2, {r0, r9, sl, lr}
    52d4:			; <UNDEFINED> instruction: 0xf0014478
    52d8:	svclt	0x0000bfe3
    52dc:	strdeq	r5, [r1], -r4
    52e0:	stmdami	r2, {r0, r9, sl, lr}
    52e4:			; <UNDEFINED> instruction: 0xf0024478
    52e8:	svclt	0x0000bc33
    52ec:	andeq	r5, r1, r4, ror #9
    52f0:			; <UNDEFINED> instruction: 0x4604b538
    52f4:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    52f8:			; <UNDEFINED> instruction: 0x461d4618
    52fc:	mcrr2	0, 0, pc, ip, cr2	; <UNPREDICTABLE>
    5300:	stmvs	r3, {r1, sp, lr, pc}
    5304:	andle	r4, r4, r3, lsr #5
    5308:			; <UNDEFINED> instruction: 0xf0024628
    530c:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    5310:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    5314:	ldrdeq	r5, [r1], -r2
    5318:	stmdami	r2, {r0, r9, sl, lr}
    531c:			; <UNDEFINED> instruction: 0xf0024478
    5320:	svclt	0x0000ba53
    5324:	andeq	r5, r1, ip, lsr #9
    5328:	stmdami	r2, {r0, r9, sl, lr}
    532c:			; <UNDEFINED> instruction: 0xf0024478
    5330:	svclt	0x0000bb93
    5334:	muleq	r1, ip, r4
    5338:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    533c:	stclt	0, cr15, [ip], #-8
    5340:	andeq	r5, r1, lr, lsl #9
    5344:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5348:	ldclt	0, cr15, [sl], #-8
    534c:	andeq	r5, r1, r2, lsl #9
    5350:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5354:	ldmiblt	ip!, {r1, ip, sp, lr, pc}
    5358:	andeq	r5, r1, r6, ror r4
    535c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5360:	stmiblt	r8, {r1, ip, sp, lr, pc}^
    5364:	andeq	r5, r1, sl, ror #8
    5368:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    536c:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    5370:	svclt	0x00004770
    5374:	andeq	r5, r1, lr, asr r4
    5378:	stmdami	r2, {r0, r9, sl, lr}
    537c:			; <UNDEFINED> instruction: 0xf0024478
    5380:	svclt	0x0000bb49
    5384:	andeq	r5, r1, ip, asr #8
    5388:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    538c:	svclt	0x00004770
    5390:	andeq	r5, r1, lr, lsr r4
    5394:	stmdami	r3, {r1, r8, fp, lr}
    5398:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    539c:	stmialt	lr!, {r1, ip, sp, lr, pc}
    53a0:			; <UNDEFINED> instruction: 0xfffffe59
    53a4:	andeq	r5, r1, lr, lsr #8
    53a8:			; <UNDEFINED> instruction: 0x4604b538
    53ac:			; <UNDEFINED> instruction: 0xf7fc6800
    53b0:	stmdavs	r5!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}^
    53b4:			; <UNDEFINED> instruction: 0x4628b155
    53b8:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    53bc:	strmi	r2, [r2], -r0, lsl #2
    53c0:			; <UNDEFINED> instruction: 0xf7fc4628
    53c4:	stmdavs	r0!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}^
    53c8:	ldc	7, cr15, [lr], {252}	; 0xfc
    53cc:			; <UNDEFINED> instruction: 0xf7fc6920
    53d0:	stmdbvs	r0!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}^
    53d4:	ldc	7, cr15, [r8], {252}	; 0xfc
    53d8:			; <UNDEFINED> instruction: 0xf7fc69a0
    53dc:			; <UNDEFINED> instruction: 0x4620ec96
    53e0:	ldrhtmi	lr, [r8], -sp
    53e4:	stclt	7, cr15, [lr], {252}	; 0xfc
    53e8:	tstcs	r1, r8, lsr r5
    53ec:	andscs	r4, ip, r5, lsl #12
    53f0:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    53f4:	movwlt	r4, #34308	; 0x8604
    53f8:	movwcs	lr, #10709	; 0x29d5
    53fc:	stmib	r4, {r3, r5, fp, sp, lr}^
    5400:			; <UNDEFINED> instruction: 0xf7fc2302
    5404:	strmi	lr, [r3], -ip, asr #25
    5408:	biclt	r6, r8, r0, lsr #32
    540c:			; <UNDEFINED> instruction: 0xf7fc6868
    5410:	strmi	lr, [r3], -r6, asr #25
    5414:	orrslt	r6, r8, r0, rrx
    5418:			; <UNDEFINED> instruction: 0xf7fc6928
    541c:	strmi	lr, [r3], -r0, asr #25
    5420:	cmnlt	r8, r0, lsr #2
    5424:			; <UNDEFINED> instruction: 0xf7fc6968
    5428:			; <UNDEFINED> instruction: 0x4603ecba
    542c:	teqlt	r8, r0, ror #2
    5430:			; <UNDEFINED> instruction: 0xf7fc69a8
    5434:			; <UNDEFINED> instruction: 0x4603ecb4
    5438:	smlatblt	r8, r0, r1, r6
    543c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    5440:	ldrmi	r4, [ip], -r0, lsr #12
    5444:			; <UNDEFINED> instruction: 0xffb0f7ff
    5448:	svclt	0x0000e7f8
    544c:	strmi	r4, [r8], -r3, lsl #12
    5450:	addlt	fp, r2, r0, lsl r5
    5454:			; <UNDEFINED> instruction: 0x2101689c
    5458:	andcc	lr, r0, #3457024	; 0x34c000
    545c:	strcs	lr, [r0], #-2509	; 0xfffff633
    5460:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    5464:	mcr	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    5468:	andlt	r1, r2, r0, asr #15
    546c:	svclt	0x0000bd10
    5470:	andeq	r3, r0, r6, asr lr
    5474:			; <UNDEFINED> instruction: 0x4604b510
    5478:			; <UNDEFINED> instruction: 0xf7fc6800
    547c:	strtmi	lr, [r0], -r6, asr #24
    5480:			; <UNDEFINED> instruction: 0x4010e8bd
    5484:	ldclt	7, cr15, [lr], #-1008	; 0xfffffc10
    5488:			; <UNDEFINED> instruction: 0x4605b538
    548c:			; <UNDEFINED> instruction: 0xf7fc200c
    5490:			; <UNDEFINED> instruction: 0x4604ed1a
    5494:	stmdavs	r8!, {r3, r6, r8, ip, sp, pc}
    5498:	stc	7, cr15, [r0], {252}	; 0xfc
    549c:	eorvs	r4, r0, r3, lsl #12
    54a0:	ldmib	r5, {r3, r5, r8, ip, sp, pc}^
    54a4:	stmib	r4, {r0, r8, r9, sp}^
    54a8:	strtmi	r2, [r0], -r1, lsl #6
    54ac:			; <UNDEFINED> instruction: 0x4620bd38
    54b0:			; <UNDEFINED> instruction: 0xf7fc461c
    54b4:	ldrb	lr, [r8, sl, lsr #24]!
    54b8:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    54bc:	stmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}
    54c0:	cmnlt	sl, r2, asr r8
    54c4:	ldmdavs	r1, {r3, r4, r6, fp, sp, lr}^
    54c8:	movwle	r4, #45704	; 0xb288
    54cc:	ldmvs	r8, {r2, fp, ip, lr, pc}
    54d0:	addmi	r6, r8, #9502720	; 0x910000
    54d4:	stmdble	r1, {r1, r2, r8, r9, ip, lr, pc}
    54d8:	ldrbmi	r2, [r0, -r1]!
    54dc:	ldmdavs	r8, {r0, r4, fp, sp, lr}
    54e0:	bllt	ff3434d8 <putsgent@@Base+0xff33b41c>
    54e4:	rscscc	pc, pc, pc, asr #32
    54e8:	svclt	0x00004770
    54ec:			; <UNDEFINED> instruction: 0x460db538
    54f0:			; <UNDEFINED> instruction: 0xf0024604
    54f4:	and	pc, r3, r1, asr fp	; <UNPREDICTABLE>
    54f8:			; <UNDEFINED> instruction: 0xf7fc6800
    54fc:	teqlt	r0, r2, asr #23
    5500:			; <UNDEFINED> instruction: 0xf0024620
    5504:			; <UNDEFINED> instruction: 0x4629fb5d
    5508:	mvnsle	r2, r0, lsl #16
    550c:	andcs	fp, r1, r8, lsr sp
    5510:	svclt	0x0000bd38
    5514:	blmi	b97dd0 <putsgent@@Base+0xb8fd14>
    5518:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    551c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    5520:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    5524:			; <UNDEFINED> instruction: 0xf04f9303
    5528:			; <UNDEFINED> instruction: 0xf7fc0300
    552c:			; <UNDEFINED> instruction: 0xf5b0ed26
    5530:	eorsle	r6, r9, #128, 30	; 0x200
    5534:	mcrrne	12, 2, r4, r2, cr7
    5538:	vst1.8	{d20-d22}, [pc :128], r9
    553c:	ldrbtmi	r6, [ip], #-896	; 0xfffffc80
    5540:			; <UNDEFINED> instruction: 0xf7fc4620
    5544:	andcs	lr, r0, #136, 24	; 0x8800
    5548:	strbtmi	r4, [r9], -r0, lsr #12
    554c:	stmdavc	r3, {r2, r4, r9, sl, lr}
    5550:	bleq	14365c <putsgent@@Base+0x13b5a0>
    5554:	svclt	0x00182b00
    5558:	andle	r2, r5, sl, lsr fp
    555c:	svccc	0x0001f810
    5560:	svclt	0x00182b00
    5564:	mvnsle	r2, sl, lsr fp
    5568:	bllt	10d1d74 <putsgent@@Base+0x10c9cb8>
    556c:	tstle	fp, r3, lsl #20
    5570:	ldmdavc	sl, {r8, r9, fp, ip, pc}
    5574:	stmdals	r1, {r1, r6, r7, r8, ip, sp, pc}
    5578:			; <UNDEFINED> instruction: 0xb1aa7802
    557c:	ldmdavc	r2!, {r1, r9, sl, fp, ip, pc}
    5580:	ldfmid	f3, [r5, #-584]	; 0xfffffdb8
    5584:	vqshl.s8	q2, <illegal reg q14.5>, <illegal reg q2.5>
    5588:			; <UNDEFINED> instruction: 0xf5054104
    558c:			; <UNDEFINED> instruction: 0xf8c56480
    5590:			; <UNDEFINED> instruction: 0xf7ff3400
    5594:	teqlt	r8, sp, ror r9	; <UNPREDICTABLE>
    5598:	orrvs	pc, r1, r5, lsl #10
    559c:			; <UNDEFINED> instruction: 0xf7ff4630
    55a0:	tstlt	r8, r7, ror r9	; <UNPREDICTABLE>
    55a4:	and	r4, r0, r0, lsr #12
    55a8:	bmi	30d5b0 <putsgent@@Base+0x3054f4>
    55ac:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    55b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55b4:	subsmi	r9, sl, r3, lsl #22
    55b8:	andlt	sp, r4, r6, lsl #2
    55bc:	bcs	b4b84 <putsgent@@Base+0xacac8>
    55c0:	blmi	835c8 <putsgent@@Base+0x7b50c>
    55c4:	ldrb	sp, [r1, r3, asr #27]
    55c8:	bl	ffd435c0 <putsgent@@Base+0xffd3b504>
    55cc:	muleq	r1, ip, r8
    55d0:	andeq	r0, r0, r8, lsl r2
    55d4:	ldrdeq	r0, [r2], -sl
    55d8:	muleq	r2, r4, r7
    55dc:	andeq	r4, r1, r6, lsl #16
    55e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    55e4:	bmi	13d6e40 <putsgent@@Base+0x13ced84>
    55e8:	blmi	13f1820 <putsgent@@Base+0x13e9764>
    55ec:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
    55f0:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    55f4:	movwls	r6, #47131	; 0xb81b
    55f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55fc:	blx	ff34160c <putsgent@@Base+0xff339550>
    5600:			; <UNDEFINED> instruction: 0xf0024630
    5604:			; <UNDEFINED> instruction: 0x4604fadd
    5608:	stmdavs	r0!, {r4, r5, r6, r7, r8, ip, sp, pc}
    560c:			; <UNDEFINED> instruction: 0xf7fc4639
    5610:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    5614:	ldmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    5618:	ldrmi	r2, [r3], #-769	; 0xfffffcff
    561c:	addsmi	r3, sp, #1024	; 0x400
    5620:	movwcs	fp, #3980	; 0xf8c
    5624:	addsmi	r2, r5, #67108864	; 0x4000000
    5628:	movwcs	fp, #3896	; 0xf38
    562c:	rscle	r2, r7, r0, lsl #22
    5630:	blmi	f57f30 <putsgent@@Base+0xf4fe74>
    5634:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5638:	blls	2df6a8 <putsgent@@Base+0x2d75ec>
    563c:	qdsuble	r4, sl, lr
    5640:	andlt	r4, ip, r0, lsr #12
    5644:			; <UNDEFINED> instruction: 0x87f0e8bd
    5648:	vtst.8	d22, d6, d18
    564c:	vsubw.s8	<illegal reg q10.5>, q3, d31
    5650:	addsmi	r3, sl, #116, 6	; 0xd0000001
    5654:	vqadd.s8	<illegal reg q14.5>, q3, q2
    5658:	vsubw.s8	<illegal reg q10.5>, q3, d31
    565c:	addsmi	r3, sl, #116, 6	; 0xd0000001
    5660:	ldmdavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    5664:	msrcc	CPSR_fsxc, #1879048196	; 0x70000004
    5668:	cmncs	r5, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
    566c:			; <UNDEFINED> instruction: 0xd1df429a
    5670:			; <UNDEFINED> instruction: 0xf64668b2
    5674:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d0, d3[5]
    5678:	addsmi	r0, sl, #100, 6	; 0x90000001
    567c:	ldrdcs	sp, [r0, -r8]
    5680:	andscs	sl, sp, #196608	; 0x30000
    5684:			; <UNDEFINED> instruction: 0xf7fc9102
    5688:	ldrtmi	lr, [r8], -ip, asr #25
    568c:	b	ff943684 <putsgent@@Base+0xff93b5c8>
    5690:	sbcle	r2, sp, r0, lsl #16
    5694:	ldrdhi	pc, [r8], -r0
    5698:	blmi	9712a8 <putsgent@@Base+0x9691ec>
    569c:	ldrtmi	r2, [r8], -r1, lsr #4
    56a0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    56a4:	andhi	pc, r0, sp, asr #17
    56a8:	stc	7, cr15, [r2], #1008	; 0x3f0
    56ac:			; <UNDEFINED> instruction: 0xf0024630
    56b0:			; <UNDEFINED> instruction: 0x4630fa73
    56b4:	blx	fe1416c4 <putsgent@@Base+0xfe139608>
    56b8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    56bc:	ldmib	r9, {r3, r4, r5, r7, ip, lr, pc}^
    56c0:	addsmi	r3, sp, #1073741824	; 0x40000000
    56c4:			; <UNDEFINED> instruction: 0xf103440b
    56c8:	svclt	0x002c33ff
    56cc:	andcs	r2, r1, #0, 4
    56d0:	svclt	0x0094429d
    56d4:			; <UNDEFINED> instruction: 0xf0424613
    56d8:	blcs	62e4 <fchmod@plt+0x40a4>
    56dc:			; <UNDEFINED> instruction: 0xf8d9d1e9
    56e0:	ldrtmi	sl, [r9], -r0
    56e4:			; <UNDEFINED> instruction: 0xf7fc4650
    56e8:	teqlt	r8, ip, asr #21
    56ec:			; <UNDEFINED> instruction: 0xf7fc4650
    56f0:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    56f4:	stmvs	r3, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    56f8:			; <UNDEFINED> instruction: 0xd1da4598
    56fc:	ldr	r4, [r7, ip, asr #12]
    5700:	vtst.8	q11, <illegal reg q3.5>, <illegal reg q8.5>
    5704:	vsubw.s8	<illegal reg q9.5>, q3, d31
    5708:	addsmi	r2, r9, #-738197503	; 0xd4000001
    570c:	ldmvs	r1!, {r0, r1, r5, r7, r8, ip, lr, pc}
    5710:	cmnne	r5, #73400320	; 0x4600000	; <UNPREDICTABLE>
    5714:	msreq	SPSR_s, #192, 4
    5718:			; <UNDEFINED> instruction: 0xd19c4299
    571c:			; <UNDEFINED> instruction: 0xf7fce7af
    5720:	svclt	0x0000eb4a
    5724:	andeq	r4, r1, r6, asr #15
    5728:	andeq	r0, r0, r8, lsl r2
    572c:	andeq	r4, r1, r0, lsl #15
    5730:	andeq	r3, r0, sl, lsr ip
    5734:	mvnsmi	lr, #737280	; 0xb4000
    5738:			; <UNDEFINED> instruction: 0x46144699
    573c:	strmi	r4, [lr], -r7, lsl #12
    5740:			; <UNDEFINED> instruction: 0xff4ef7ff
    5744:	stmdaeq	r4, {r0, r3, r8, r9, fp, sp, lr, pc}
    5748:	ands	fp, r3, r8, lsl r9
    574c:			; <UNDEFINED> instruction: 0xff48f7ff
    5750:	ldmib	r0, {r7, r8, ip, sp, pc}^
    5754:	bl	111f60 <putsgent@@Base+0x109ea4>
    5758:	cfstr32cc	mvfx0, [r1, #-36]	; 0xffffffdc
    575c:	ldmne	ip, {r0, r4, r5, r9, sl, lr}
    5760:	mcrne	6, 3, r4, cr3, cr8, {1}
    5764:	stmdbeq	r4, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    5768:	strtmi	r4, [r2], -fp, lsr #5
    576c:	andcs	sp, r1, lr, ror #7
    5770:	mvnshi	lr, #12386304	; 0xbd0000
    5774:	ldmfd	sp!, {sp}
    5778:	svclt	0x000083f8
    577c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    5780:	ldrbtmi	fp, [ip], #1328	; 0x530
    5784:	addlt	r4, r5, r2, lsl sp
    5788:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    578c:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    5790:	streq	pc, [r0, #-79]	; 0xffffffb1
    5794:	movwls	r4, #9733	; 0x2605
    5798:	andne	lr, r0, #3358720	; 0x334000
    579c:	strtmi	fp, [r8], -fp, ror #18
    57a0:			; <UNDEFINED> instruction: 0xf0024669
    57a4:	bmi	303b60 <putsgent@@Base+0x2fbaa4>
    57a8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    57ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57b0:	subsmi	r9, sl, r3, lsl #22
    57b4:	andlt	sp, r5, r7, lsl #2
    57b8:			; <UNDEFINED> instruction: 0xf7ffbd30
    57bc:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    57c0:	andcs	sp, r1, sp, ror #1
    57c4:			; <UNDEFINED> instruction: 0xf7fce7ef
    57c8:	svclt	0x0000eaf6
    57cc:	andeq	r4, r1, r2, lsr r6
    57d0:	andeq	r0, r0, r8, lsl r2
    57d4:	andeq	r4, r1, sl, lsl #12
    57d8:	svcmi	0x00f0e92d
    57dc:	stmdbeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
    57e0:	blhi	c0c9c <putsgent@@Base+0xb8be0>
    57e4:	bmi	11d7040 <putsgent@@Base+0x11cef84>
    57e8:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    57ec:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    57f0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    57f4:	movwls	r6, #22555	; 0x581b
    57f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    57fc:	suble	r2, lr, r0, lsl #24
    5800:	movweq	pc, #4553	; 0x11c9	; <UNPREDICTABLE>
    5804:	blge	aa410 <putsgent@@Base+0xa2354>
    5808:	ldrbcc	pc, [pc, r9, lsl #2]!	; <UNPREDICTABLE>
    580c:	strmi	r4, [lr], -r0, lsl #13
    5810:	bcc	441038 <putsgent@@Base+0x438f7c>
    5814:	addmi	lr, r7, #17
    5818:	blls	7a15c <putsgent@@Base+0x720a0>
    581c:	ldrmi	r7, [r8], #-3106	; 0xfffff3de
    5820:	strtcc	pc, [r4], #-2200	; 0xfffff768
    5824:	andls	lr, r1, fp, asr #19
    5828:	andeq	pc, r1, #66	; 0x42
    582c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5830:			; <UNDEFINED> instruction: 0xf8887422
    5834:	stmiavs	r4!, {r2, r5, sl, ip, sp}^
    5838:			; <UNDEFINED> instruction: 0xf8d4b38c
    583c:			; <UNDEFINED> instruction: 0xf1bbb004
    5840:	rscsle	r0, r8, r0, lsl #30
    5844:	ldrdge	pc, [r0], -fp
    5848:			; <UNDEFINED> instruction: 0x46504631
    584c:	b	643844 <putsgent@@Base+0x63b788>
    5850:	mvnsle	r2, r0, lsl #16
    5854:	ldrdne	lr, [r1], -fp
    5858:	stmdacc	r1, {r3, sl, lr}
    585c:	svclt	0x00944285
    5860:	stceq	0, cr15, [r0], {79}	; 0x4f
    5864:	stceq	0, cr15, [r1], {79}	; 0x4f
    5868:	svclt	0x002c428f
    586c:			; <UNDEFINED> instruction: 0xf04c4663
    5870:	blcs	647c <fchmod@plt+0x423c>
    5874:	addmi	sp, sp, #-1073741769	; 0xc0000037
    5878:	addmi	sp, r7, #3358720	; 0x334000
    587c:	stcvc	3, cr13, [r2], #-136	; 0xffffff78
    5880:			; <UNDEFINED> instruction: 0xf8981a69
    5884:			; <UNDEFINED> instruction: 0xf8cb3424
    5888:			; <UNDEFINED> instruction: 0xf0421008
    588c:			; <UNDEFINED> instruction: 0xf0430201
    5890:	strtvc	r0, [r2], #-769	; 0xfffffcff
    5894:	strtcc	pc, [r4], #-2184	; 0xfffff778
    5898:	stccs	8, cr6, [r0], {228}	; 0xe4
    589c:	andcs	sp, r1, sp, asr #3
    58a0:	blmi	658110 <putsgent@@Base+0x650054>
    58a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58a8:	blls	15f918 <putsgent@@Base+0x15785c>
    58ac:	qsuble	r4, sl, r6
    58b0:	ldc	0, cr11, [sp], #28
    58b4:	pop	{r1, r8, r9, fp, pc}
    58b8:	qsub8mi	r8, r1, r0
    58bc:			; <UNDEFINED> instruction: 0xf0024640
    58c0:	ldr	pc, [r8, r9, lsr #17]!
    58c4:	vnmls.f64	d9, d8, d1
    58c8:	strmi	r1, [r3], #-2576	; 0xfffff5f0
    58cc:			; <UNDEFINED> instruction: 0xf8cd4640
    58d0:	stmib	sp, {r3, sp, pc}^
    58d4:			; <UNDEFINED> instruction: 0xf0029303
    58d8:	stmdacs	r0, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    58dc:	stcvc	0, cr13, [r1], #-896	; 0xfffffc80
    58e0:	strtcs	pc, [r4], #-2200	; 0xfffff768
    58e4:	ldrdeq	pc, [r4], -fp
    58e8:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    58ec:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
    58f0:			; <UNDEFINED> instruction: 0xf8cb1a28
    58f4:	strtvc	r0, [r1], #-8
    58f8:	strtcc	pc, [r4], #-2184	; 0xfffff778
    58fc:			; <UNDEFINED> instruction: 0xf7fce79b
    5900:	svclt	0x0000ea5a
    5904:	andeq	r4, r1, sl, asr #11
    5908:	andeq	r0, r0, r8, lsl r2
    590c:	andeq	r4, r1, r0, lsl r5
    5910:	mvnsmi	lr, sp, lsr #18
    5914:	ldmdbmi	r9, {r2, r3, r9, sl, lr}
    5918:	ldrmi	r4, [r6], -r5, lsl #12
    591c:	ldrbtmi	r4, [r9], #-1688	; 0xfffff968
    5920:			; <UNDEFINED> instruction: 0xf0011c77
    5924:	strtmi	pc, [r8], -fp, ror #27
    5928:			; <UNDEFINED> instruction: 0xf936f002
    592c:	ldmib	r0, {r0, r4, sp, lr, pc}^
    5930:	adcsmi	r1, r9, #268435456	; 0x10000000
    5934:	ldrmi	r4, [r1], #-1547	; 0xfffff9f5
    5938:	ldrtmi	fp, [fp], -r8, lsr #30
    593c:	bl	fe8d63d0 <putsgent@@Base+0xfe8ce314>
    5940:	stmdble	r1, {r2}
    5944:	andsle	r4, r5, #64, 10	; 0x10000000
    5948:	svclt	0x0038428c
    594c:	adcmi	r4, r6, #12, 12	; 0xc00000
    5950:	strtmi	sp, [r8], -ip, lsl #6
    5954:			; <UNDEFINED> instruction: 0xf934f002
    5958:	mvnle	r2, r0, lsl #16
    595c:	strmi	r1, [r0, #2872]	; 0xb38
    5960:	qadd8mi	fp, r0, r4
    5964:	rscscc	pc, pc, pc, asr #32
    5968:	ldrhhi	lr, [r0, #141]!	; 0x8d
    596c:	rscscc	pc, pc, pc, asr #32
    5970:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5974:	pop	{r5, r9, sl, lr}
    5978:	svclt	0x000081f0
    597c:			; <UNDEFINED> instruction: 0xfffffb97
    5980:	stmdami	r2, {r0, r9, sl, lr}
    5984:			; <UNDEFINED> instruction: 0xf0014478
    5988:	svclt	0x0000bbf7
    598c:	muleq	r1, r0, r2
    5990:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5994:	svclt	0x00004770
    5998:	andeq	r5, r1, r2, lsl #5
    599c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    59a0:	bllt	fffc19ac <putsgent@@Base+0xfffb98f0>
    59a4:	andeq	r5, r1, r6, ror r2
    59a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    59ac:	stclt	0, cr15, [r8], {1}
    59b0:	andeq	r5, r1, sl, ror #4
    59b4:	stmdami	r2, {r0, r9, sl, lr}
    59b8:			; <UNDEFINED> instruction: 0xf0014478
    59bc:	svclt	0x0000bc71
    59c0:	andeq	r5, r1, ip, asr r2
    59c4:	stmdami	r1, {r0, r9, sl, lr}
    59c8:	str	r4, [pc, #1144]	; 5e48 <fchmod@plt+0x3c08>
    59cc:	andeq	r5, r1, ip, asr #4
    59d0:	ldrmi	fp, [r0], -sl, lsl #18
    59d4:			; <UNDEFINED> instruction: 0x46134770
    59d8:	strmi	r4, [r1], -sl, lsl #12
    59dc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    59e0:	svclt	0x0000e6a8
    59e4:	andeq	r5, r1, r6, lsr r2
    59e8:			; <UNDEFINED> instruction: 0x460cb410
    59ec:	stmdami	r3, {r0, r9, sl, lr}
    59f0:			; <UNDEFINED> instruction: 0x46224613
    59f4:			; <UNDEFINED> instruction: 0xf85d4478
    59f8:	ldrt	r4, [pc], r4, lsl #22
    59fc:	andeq	r5, r1, r0, lsr #4
    5a00:			; <UNDEFINED> instruction: 0xb1224613
    5a04:	strmi	r4, [r1], -sl, lsl #12
    5a08:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5a0c:	andcs	lr, r1, r4, ror #13
    5a10:	svclt	0x00004770
    5a14:	andeq	r5, r1, sl, lsl #4
    5a18:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5a1c:	cdplt	0, 5, cr15, cr8, cr1, {0}
    5a20:	strdeq	r5, [r1], -sl
    5a24:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5a28:	cdplt	0, 6, cr15, cr4, cr1, {0}
    5a2c:	andeq	r5, r1, lr, ror #3
    5a30:	ldrlt	r4, [r0], #-648	; 0xfffffd78
    5a34:	movwcs	fp, #3988	; 0xf94
    5a38:	bcs	e644 <putsgent@@Base+0x6588>
    5a3c:	sadd16mi	fp, ip, r4
    5a40:	ldmdblt	ip!, {r0, sl, sp}
    5a44:			; <UNDEFINED> instruction: 0x460a4613
    5a48:	stmdami	r5, {r0, r9, sl, lr}
    5a4c:	blmi	143bc8 <putsgent@@Base+0x13bb0c>
    5a50:			; <UNDEFINED> instruction: 0xe75d4478
    5a54:	rscscc	pc, pc, pc, asr #32
    5a58:	blmi	143bd4 <putsgent@@Base+0x13bb18>
    5a5c:	svclt	0x00004770
    5a60:	andeq	r5, r1, r4, asr #3
    5a64:	strmi	r4, [r1], -r3, lsl #22
    5a68:			; <UNDEFINED> instruction: 0xf503447b
    5a6c:			; <UNDEFINED> instruction: 0xf0016085
    5a70:	svclt	0x0000bb83
    5a74:	andeq	r5, r1, ip, lsr #3
    5a78:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5a7c:	addvs	pc, r5, r0, lsl #10
    5a80:	svclt	0x00004770
    5a84:	muleq	r1, sl, r1
    5a88:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5a8c:	addvs	pc, r5, r0, lsl #10
    5a90:	bllt	fe1c1a9c <putsgent@@Base+0xfe1b99e0>
    5a94:	andeq	r5, r1, sl, lsl #3
    5a98:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5a9c:	addvs	pc, r5, r0, lsl #10
    5aa0:	bllt	fe3c1aac <putsgent@@Base+0xfe3b99f0>
    5aa4:	andeq	r5, r1, sl, ror r1
    5aa8:	strmi	r4, [r1], -r3, lsl #22
    5aac:			; <UNDEFINED> instruction: 0xf503447b
    5ab0:			; <UNDEFINED> instruction: 0xf0016085
    5ab4:	svclt	0x0000bbf5
    5ab8:	andeq	r5, r1, r8, ror #2
    5abc:	ldrmi	fp, [r0], -sl, lsl #18
    5ac0:	ldrlt	r4, [r0], #-1904	; 0xfffff890
    5ac4:	stcmi	6, cr4, [r4], {19}
    5ac8:	strmi	r4, [r1], -sl, lsl #12
    5acc:			; <UNDEFINED> instruction: 0xf504447c
    5ad0:			; <UNDEFINED> instruction: 0xf85d6085
    5ad4:	strt	r4, [sp], -r4, lsl #22
    5ad8:	andeq	r5, r1, r8, asr #2
    5adc:	strmi	r4, [r1], -r2, lsl #22
    5ae0:			; <UNDEFINED> instruction: 0xf503447b
    5ae4:	str	r6, [r1, #-133]	; 0xffffff7b
    5ae8:	andeq	r5, r1, r4, lsr r1
    5aec:			; <UNDEFINED> instruction: 0x4613b410
    5af0:	strmi	r4, [sl], -r4, lsl #24
    5af4:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
    5af8:	addvs	pc, r5, r4, lsl #10
    5afc:	blmi	143c78 <putsgent@@Base+0x13bbbc>
    5b00:	svclt	0x0000e63c
    5b04:	andeq	r5, r1, lr, lsl r1
    5b08:	addlt	fp, r3, r0, lsl r4
    5b0c:	blls	6a318 <putsgent@@Base+0x6225c>
    5b10:	stfmid	f3, [r7], {75}	; 0x4b
    5b14:	strmi	r4, [r1], -sl, lsl #12
    5b18:			; <UNDEFINED> instruction: 0xf504447c
    5b1c:	andlt	r6, r3, r5, lsl #1
    5b20:	blmi	143c9c <putsgent@@Base+0x13bbe0>
    5b24:	andcs	lr, r1, r8, asr r6
    5b28:			; <UNDEFINED> instruction: 0xf85db003
    5b2c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5b30:	strdeq	r5, [r1], -ip
    5b34:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5b38:	addvs	pc, r5, r0, lsl #10
    5b3c:	stcllt	0, cr15, [r8, #4]
    5b40:	ldrdeq	r5, [r1], -lr
    5b44:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    5b48:	addvs	pc, r5, r0, lsl #10
    5b4c:	ldcllt	0, cr15, [r2, #4]
    5b50:	andeq	r5, r1, lr, asr #1
    5b54:	ldrlt	r4, [r0], #-648	; 0xfffffd78
    5b58:	movwcs	fp, #3988	; 0xf94
    5b5c:	bcs	e768 <putsgent@@Base+0x66ac>
    5b60:	sadd16mi	fp, ip, r4
    5b64:	stmdblt	ip, {r0, sl, sp}^
    5b68:	ldrmi	r4, [r3], -r7, lsl #24
    5b6c:	strmi	r4, [r1], -sl, lsl #12
    5b70:			; <UNDEFINED> instruction: 0xf504447c
    5b74:			; <UNDEFINED> instruction: 0xf85d6085
    5b78:	strb	r4, [r9], r4, lsl #22
    5b7c:	rscscc	pc, pc, pc, asr #32
    5b80:	blmi	143cfc <putsgent@@Base+0x13bc40>
    5b84:	svclt	0x00004770
    5b88:	andeq	r5, r1, r4, lsr #1
    5b8c:	tstcs	r1, lr, lsl #8
    5b90:	addlt	fp, r9, r0, ror r5
    5b94:	blge	359518 <putsgent@@Base+0x35145c>
    5b98:			; <UNDEFINED> instruction: 0x46044d5f
    5b9c:			; <UNDEFINED> instruction: 0xf853447e
    5ba0:	stmdage	r6, {r2, r8, r9, fp, sp}
    5ba4:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    5ba8:			; <UNDEFINED> instruction: 0xf04f9507
    5bac:	movwls	r0, #21760	; 0x5500
    5bb0:	b	ac3ba8 <putsgent@@Base+0xabbaec>
    5bb4:	ldrbtmi	r4, [sp], #-3417	; 0xfffff2a7
    5bb8:	blle	acfbc0 <putsgent@@Base+0xac7b04>
    5bbc:	ldrbtmi	r4, [lr], #-3672	; 0xfffff1a8
    5bc0:	stcne	8, cr6, [r1], {48}	; 0x30
    5bc4:	mcrrne	0, 5, sp, r3, cr4
    5bc8:	stccs	0, cr13, [r3], {3}
    5bcc:	stccs	0, cr13, [r0], {68}	; 0x44
    5bd0:	tstcs	r0, r6, lsr r0
    5bd4:			; <UNDEFINED> instruction: 0xf7fc2006
    5bd8:	movtlt	lr, #35448	; 0x8a78
    5bdc:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5be0:	stmdacs	r0, {r2, r9, sl, lr}
    5be4:	addhi	pc, r6, r0
    5be8:	andcs	r4, r6, lr, asr #18
    5bec:			; <UNDEFINED> instruction: 0xf7fc4479
    5bf0:	bmi	13805a8 <putsgent@@Base+0x13784ec>
    5bf4:	tstcs	r1, r6, lsl #22
    5bf8:	andcs	r4, r4, sl, ror r4
    5bfc:	b	17c3bf4 <putsgent@@Base+0x17bbb38>
    5c00:	andcs	r4, r6, r1, lsr #12
    5c04:	b	1843bfc <putsgent@@Base+0x183bb40>
    5c08:			; <UNDEFINED> instruction: 0xf7fc4620
    5c0c:	stmdals	r6, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    5c10:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c14:	blmi	1018530 <putsgent@@Base+0x1010474>
    5c18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c1c:	blls	1dfc8c <putsgent@@Base+0x1d7bd0>
    5c20:	qdsuble	r4, sl, r5
    5c24:	andlt	r2, r9, r0
    5c28:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5c2c:	ldrbmi	fp, [r0, -r3]!
    5c30:	tstcs	r1, pc, lsr sl
    5c34:	andcs	r9, r4, r6, lsl #22
    5c38:			; <UNDEFINED> instruction: 0xf7fc447a
    5c3c:	strb	lr, [r6, r0, asr #20]!
    5c40:	strtmi	r9, [r3], -r6, lsl #20
    5c44:	msrmi	(UNDEF: 98), r0
    5c48:	stmib	sp, {r1, sl, ip, pc}^
    5c4c:			; <UNDEFINED> instruction: 0xf7fc4400
    5c50:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    5c54:			; <UNDEFINED> instruction: 0xe7daddbd
    5c58:	bls	18e860 <putsgent@@Base+0x1867a4>
    5c5c:	cmpmi	r3, r0, asr #4	; <UNPREDICTABLE>
    5c60:	movwcc	lr, #6605	; 0x19cd
    5c64:			; <UNDEFINED> instruction: 0xf7fc9300
    5c68:	stmdacs	r0, {r4, r6, r9, fp, sp, lr, pc}
    5c6c:			; <UNDEFINED> instruction: 0xe7ceddb1
    5c70:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c74:	eorsvs	r1, r0, r2, asr #24
    5c78:			; <UNDEFINED> instruction: 0xf7fcd1a7
    5c7c:	stmdavs	r2, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    5c80:	cmpeq	sp, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    5c84:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    5c88:	svclt	0x00182a16
    5c8c:	adcle	r2, r0, r0, lsl #22
    5c90:	andcs	r4, r5, #40, 18	; 0xa0000
    5c94:	ldrbtmi	r2, [r9], #-0
    5c98:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c9c:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    5ca0:			; <UNDEFINED> instruction: 0xf7fc6819
    5ca4:	smlabbcs	r0, r6, sl, lr
    5ca8:			; <UNDEFINED> instruction: 0xf7fc2006
    5cac:			; <UNDEFINED> instruction: 0xb1b8ea0e
    5cb0:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cb4:			; <UNDEFINED> instruction: 0xb3284605
    5cb8:	andcs	r4, r6, r0, lsr #18
    5cbc:			; <UNDEFINED> instruction: 0xf7fc4479
    5cc0:	bmi	8004d8 <putsgent@@Base+0x7f841c>
    5cc4:	andcs	r2, r4, r1, lsl #2
    5cc8:			; <UNDEFINED> instruction: 0xf7fc447a
    5ccc:			; <UNDEFINED> instruction: 0x4629e9f8
    5cd0:			; <UNDEFINED> instruction: 0xf7fc2006
    5cd4:			; <UNDEFINED> instruction: 0x4628e9fa
    5cd8:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cdc:			; <UNDEFINED> instruction: 0xe7726830
    5ce0:	andcs	r4, r4, r8, lsl sl
    5ce4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5ce8:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cec:			; <UNDEFINED> instruction: 0xe76a6830
    5cf0:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cf4:	tstcs	r1, r4, lsl sl
    5cf8:	andcs	r9, r4, r6, lsl #22
    5cfc:			; <UNDEFINED> instruction: 0xf7fc447a
    5d00:			; <UNDEFINED> instruction: 0xe784e9de
    5d04:	andcs	r4, r4, r1, lsl sl
    5d08:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5d0c:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d10:	smmlar	r8, r0, r8, r6
    5d14:	andeq	r4, r1, r8, lsl r2
    5d18:	andeq	r0, r0, r8, lsl r2
    5d1c:	strdeq	r4, [r1], -lr
    5d20:	andeq	r5, r1, r6, lsr #17
    5d24:	andeq	r2, r0, ip, lsl #17
    5d28:	andeq	r3, r0, r8, lsr #14
    5d2c:	muleq	r1, ip, r1
    5d30:	andeq	r3, r0, r8, ror #13
    5d34:	andeq	r3, r0, sl, asr #12
    5d38:	andeq	r0, r0, r4, lsr #4
    5d3c:			; <UNDEFINED> instruction: 0x000027bc
    5d40:	andeq	r3, r0, r8, lsr r6
    5d44:	andeq	r3, r0, sl, lsl r6
    5d48:	andeq	r3, r0, r4, lsr #12
    5d4c:	strdeq	r3, [r0], -r6
    5d50:	blmi	8d85e0 <putsgent@@Base+0x8d0524>
    5d54:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    5d58:	addlt	r4, r3, r2, lsr #26
    5d5c:			; <UNDEFINED> instruction: 0x460458d3
    5d60:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    5d64:			; <UNDEFINED> instruction: 0xf04f9301
    5d68:	movwcs	r0, #768	; 0x300
    5d6c:	stmdavc	fp!, {r8, r9, ip, pc}
    5d70:	stmdavc	r8!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    5d74:	bmi	7343fc <putsgent@@Base+0x72c340>
    5d78:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    5d7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d80:	subsmi	r9, sl, r1, lsl #22
    5d84:	andlt	sp, r3, r8, lsr #2
    5d88:			; <UNDEFINED> instruction: 0xf7fbbd30
    5d8c:	andcs	lr, r1, #456	; 0x1c8
    5d90:	stmdacs	r0, {r1, r3, r5, ip, sp, lr}
    5d94:	ldrdcs	fp, [r0], -r4
    5d98:	rsbvc	r2, r8, r1
    5d9c:	rscle	r2, sl, r0, lsl #16
    5da0:	strbtmi	r4, [sl], -r0, lsr #12
    5da4:			; <UNDEFINED> instruction: 0xf7fc2100
    5da8:	stmdacs	r0, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    5dac:	stmdals	r0, {r0, r3, r8, r9, fp, ip, lr, pc}
    5db0:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5db4:	blle	28fdbc <putsgent@@Base+0x287d00>
    5db8:			; <UNDEFINED> instruction: 0xf7fc9800
    5dbc:	ldrdcs	lr, [r0], -r6
    5dc0:			; <UNDEFINED> instruction: 0xf7fce7d9
    5dc4:	stmdacs	r0, {r6, r8, fp, sp, lr, pc}
    5dc8:	strdcs	sp, [r1], -r1
    5dcc:			; <UNDEFINED> instruction: 0xf7fce7d3
    5dd0:	stmdacs	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    5dd4:	udf	#36096	; 0x8d00
    5dd8:	svc	0x00ecf7fb
    5ddc:	andeq	r4, r1, lr, asr r0
    5de0:	andeq	r0, r0, r8, lsl r2
    5de4:	andeq	r0, r2, r4, asr #7
    5de8:	andeq	r4, r1, sl, lsr r0
    5dec:	cfstr32mi	mvfx11, [sp], {16}
    5df0:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5df4:	stmdavc	r0!, {r0, r1, r3, r6, r8, ip, sp, pc}^
    5df8:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    5dfc:			; <UNDEFINED> instruction: 0xf7fc2000
    5e00:	stmdacc	r0, {r5, r6, r7, fp, sp, lr, pc}
    5e04:	andcs	fp, r1, r8, lsl pc
    5e08:			; <UNDEFINED> instruction: 0xf7fbbd10
    5e0c:	movwcs	lr, #7986	; 0x1f32
    5e10:	stmdacs	r0, {r0, r1, r5, ip, sp, lr}
    5e14:	ldrdcs	fp, [r0], -r4
    5e18:	rsbvc	r2, r0, r1
    5e1c:	rscle	r2, ip, r0, lsl #16
    5e20:	svclt	0x0000e7ec
    5e24:	andeq	r0, r2, r4, lsr r3
    5e28:	blmi	101872c <putsgent@@Base+0x1010670>
    5e2c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5e30:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    5e34:	cfmsuba32mi	mvax0, mvax4, mvfx14, mvfx5
    5e38:	movwls	r6, #22555	; 0x581b
    5e3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e40:	svc	0x0016f7fb
    5e44:			; <UNDEFINED> instruction: 0x4604447e
    5e48:	bmi	eb4390 <putsgent@@Base+0xeac2d4>
    5e4c:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    5e50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e54:	subsmi	r9, sl, r5, lsl #22
    5e58:	strtmi	sp, [r0], -r4, ror #2
    5e5c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    5e60:	andcs	r4, r0, r5, lsr r9
    5e64:			; <UNDEFINED> instruction: 0xf7fb4479
    5e68:	stmdage	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5e6c:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e70:	stmdbls	r4, {r5, r6, r8, fp, ip, sp, pc}
    5e74:	bmi	c57728 <putsgent@@Base+0xc4f66c>
    5e78:	ldrbtmi	r9, [sl], #-0
    5e7c:			; <UNDEFINED> instruction: 0xf7fb4608
    5e80:			; <UNDEFINED> instruction: 0x4604ef52
    5e84:			; <UNDEFINED> instruction: 0xf7fc9804
    5e88:			; <UNDEFINED> instruction: 0xe7dee970
    5e8c:	andcs	r4, r5, #44, 22	; 0xb000
    5e90:	andcs	r4, r0, ip, lsr #18
    5e94:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    5e98:			; <UNDEFINED> instruction: 0xf7fb681d
    5e9c:	blmi	ac1c74 <putsgent@@Base+0xab9bb8>
    5ea0:	ldmpl	r3!, {r0, r1, ip, pc}^
    5ea4:	movwls	r6, #10267	; 0x281b
    5ea8:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5eac:	stmdavs	r0, {r2, r9, sl, lr}
    5eb0:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5eb4:	andcc	lr, r2, #3620864	; 0x374000
    5eb8:	strtmi	r4, [r8], -r1, lsl #12
    5ebc:	mrscs	r9, (UNDEF: 17)
    5ec0:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ec4:	andcs	r2, r6, r0, lsl #2
    5ec8:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ecc:			; <UNDEFINED> instruction: 0xf7fbb1f8
    5ed0:	strmi	lr, [r5], -r6, ror #30
    5ed4:	ldmdbmi	sp, {r3, r4, r6, r7, r8, ip, sp, pc}
    5ed8:	ldrbtmi	r2, [r9], #-6
    5edc:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ee0:			; <UNDEFINED> instruction: 0xf7fb6820
    5ee4:	bmi	6c1edc <putsgent@@Base+0x6b9e20>
    5ee8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5eec:	andcs	r4, r4, r3, lsl #12
    5ef0:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ef4:	andcs	r4, r6, r9, lsr #12
    5ef8:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5efc:			; <UNDEFINED> instruction: 0xf7fb4628
    5f00:			; <UNDEFINED> instruction: 0xf7fcef04
    5f04:	cdpne	8, 0, cr14, cr4, cr0, {5}
    5f08:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    5f0c:	stmdavs	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5f10:	svc	0x00e4f7fb
    5f14:	tstcs	r1, pc, lsl #20
    5f18:			; <UNDEFINED> instruction: 0x4603447a
    5f1c:			; <UNDEFINED> instruction: 0xf7fc2004
    5f20:	strb	lr, [lr, lr, asr #17]!
    5f24:	svc	0x0046f7fb
    5f28:	andeq	r3, r1, r8, lsl #31
    5f2c:	andeq	r0, r0, r8, lsl r2
    5f30:	andeq	r3, r1, r0, ror pc
    5f34:	andeq	r3, r1, r6, ror #30
    5f38:			; <UNDEFINED> instruction: 0xfffffd25
    5f3c:	andeq	r2, r0, r2, ror r6
    5f40:	andeq	r0, r0, r4, lsr #4
    5f44:	muleq	r0, sl, r4
    5f48:	andeq	r0, r0, r0, lsr #4
    5f4c:	muleq	r0, lr, r5
    5f50:	andeq	r3, r0, lr, ror r4
    5f54:	andeq	r3, r0, r0, asr r4
    5f58:	svcmi	0x00f8e92d
    5f5c:			; <UNDEFINED> instruction: 0xf7fc4605
    5f60:	blmi	14bff98 <putsgent@@Base+0x14b7edc>
    5f64:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5f68:	sfmne	f4, 2, [r1], {4}
    5f6c:	ldmdble	r2, {r0, r4, r7, r9, lr}
    5f70:	strtmi	fp, [r0], -ip, lsr #2
    5f74:	mcr	7, 6, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5f78:			; <UNDEFINED> instruction: 0xf7fb4628
    5f7c:	mcrmi	15, 2, lr, cr12, cr14, {7}
    5f80:	rsbsvc	pc, sl, r0, lsl #10
    5f84:	cmnvs	r0, lr, ror r4
    5f88:	svc	0x009cf7fb
    5f8c:	teqvs	r0, r4, lsl #12
    5f90:			; <UNDEFINED> instruction: 0xf0002800
    5f94:	strtmi	r8, [r9], -r9, lsl #1
    5f98:			; <UNDEFINED> instruction: 0xf7fb4620
    5f9c:	tstcs	sl, r6, ror pc
    5fa0:			; <UNDEFINED> instruction: 0xf7fc4620
    5fa4:	smlatblt	r8, r6, r8, lr
    5fa8:	andvc	r2, r3, r0, lsl #6
    5fac:	strcs	r4, [r0], -r1, asr #30
    5fb0:	ldrbtmi	r4, [pc], #-1589	; 5fb8 <fchmod@plt+0x3d78>
    5fb4:			; <UNDEFINED> instruction: 0x46203718
    5fb8:	blmi	1440dc <putsgent@@Base+0x13c020>
    5fbc:			; <UNDEFINED> instruction: 0x3601213a
    5fc0:	svc	0x00e0f7fb
    5fc4:	teqlt	r8, r4, lsl #12
    5fc8:			; <UNDEFINED> instruction: 0xf8042e03
    5fcc:			; <UNDEFINED> instruction: 0xddf25b01
    5fd0:	strtmi	r2, [r0], -r0, lsl #8
    5fd4:	svchi	0x00f8e8bd
    5fd8:	ldclle	14, cr2, [r9, #8]!
    5fdc:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    5fe0:			; <UNDEFINED> instruction: 0xf8da44fa
    5fe4:	stmdavc	r3, {r5}
    5fe8:	rscsle	r2, r1, r0, lsl #22
    5fec:	movwcs	lr, #27098	; 0x69da
    5ff0:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    5ff4:	movwcs	lr, #2506	; 0x9ca
    5ff8:	cdp2	0, 3, cr15, cr6, cr1, {0}
    5ffc:	rscle	r2, r7, r0, lsl #16
    6000:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    6004:			; <UNDEFINED> instruction: 0xf8da4625
    6008:	strtmi	r6, [r1], r4, lsr #32
    600c:	ldrdlt	pc, [r8], -sl	; <UNPREDICTABLE>
    6010:			; <UNDEFINED> instruction: 0xf8da44f8
    6014:	adceq	r3, pc, ip, lsr #32
    6018:	lfmle	f4, 4, [r0], {171}	; 0xab
    601c:	msreq	SPSR_s, #1073741825	; 0x40000001
    6020:	bicvc	pc, r8, r7, lsl #10
    6024:	eorcc	pc, ip, sl, asr #17
    6028:	svceq	0x0000f1bb
    602c:			; <UNDEFINED> instruction: 0x4658d01e
    6030:	mrc	7, 6, APSR_nzcv, cr10, cr11, {7}
    6034:	cmplt	r4, #4, 12	; 0x400000
    6038:			; <UNDEFINED> instruction: 0xf8c846a3
    603c:	bl	2d60e4 <putsgent@@Base+0x2ce028>
    6040:	biclt	r0, r6, r7, lsl #6
    6044:			; <UNDEFINED> instruction: 0xb1b27832
    6048:	strcc	r6, [r1, #-30]	; 0xffffffe2
    604c:	blcs	b24120 <putsgent@@Base+0xb1c064>
    6050:	blcs	35cb8 <putsgent@@Base+0x2dbfc>
    6054:			; <UNDEFINED> instruction: 0xf816d005
    6058:	blcs	15c64 <putsgent@@Base+0xdba8>
    605c:	blcs	b35cc4 <putsgent@@Base+0xb2dc08>
    6060:	blcs	3a84c <putsgent@@Base+0x32790>
    6064:			; <UNDEFINED> instruction: 0xf806d0d5
    6068:	ldrb	r9, [r2, r1, lsl #22]
    606c:			; <UNDEFINED> instruction: 0xf7fb4608
    6070:	strmi	lr, [r4], -sl, lsr #30
    6074:	ldcmi	7, cr14, [r2], {223}	; 0xdf
    6078:	andsvs	r2, sl, r0, lsl #4
    607c:			; <UNDEFINED> instruction: 0xf8c4447c
    6080:			; <UNDEFINED> instruction: 0xf1bbb00c
    6084:	adcle	r0, r3, r0, lsl #30
    6088:	pop	{r5, r9, sl, lr}
    608c:			; <UNDEFINED> instruction: 0xf1bb8ff8
    6090:	andle	r0, r2, r0, lsl #30
    6094:			; <UNDEFINED> instruction: 0xf7fb4658
    6098:	blmi	2c1980 <putsgent@@Base+0x2b98c4>
    609c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    60a0:	andcs	lr, sl, #3194880	; 0x30c000
    60a4:			; <UNDEFINED> instruction: 0xe79460da
    60a8:			; <UNDEFINED> instruction: 0xe7926170
    60ac:	andeq	r0, r2, r4, asr #3
    60b0:	andeq	r0, r2, r4, lsr #3
    60b4:	andeq	r0, r2, r6, ror r1
    60b8:	andeq	r0, r2, r8, asr #2
    60bc:	andeq	r0, r2, r8, lsl r1
    60c0:	andeq	r0, r2, ip, lsr #1
    60c4:	andeq	r0, r2, sl, lsl #1
    60c8:	blmi	cd8998 <putsgent@@Base+0xcd08dc>
    60cc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    60d0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    60d4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    60d8:			; <UNDEFINED> instruction: 0xf04f9307
    60dc:			; <UNDEFINED> instruction: 0xf7fb0300
    60e0:			; <UNDEFINED> instruction: 0xf5b0ef4c
    60e4:	suble	r6, r7, #128, 30	; 0x200
    60e8:	mcrrne	12, 2, r4, r2, cr12
    60ec:	vst1.8	{d20-d22}, [pc :128], r9
    60f0:	ldrbtmi	r6, [ip], #-896	; 0xfffffc80
    60f4:			; <UNDEFINED> instruction: 0xf7fb4620
    60f8:	andcs	lr, r0, #2784	; 0xae0
    60fc:	strbtmi	r4, [r9], -r0, lsr #12
    6100:	stmdavc	r3, {r2, r4, r9, sl, lr}
    6104:	bleq	144210 <putsgent@@Base+0x13c154>
    6108:	svclt	0x00182b00
    610c:	andle	r2, r5, sl, lsr fp
    6110:	svccc	0x0001f810
    6114:	svclt	0x00182b00
    6118:	mvnsle	r2, sl, lsr fp
    611c:	bllt	ed2928 <putsgent@@Base+0xeca86c>
    6120:			; <UNDEFINED> instruction: 0xd1292a07
    6124:	stmdavc	r3, {r1, fp, ip, pc}
    6128:	mcrls	3, 0, fp, cr3, cr3, {1}
    612c:	tstlt	fp, #3342336	; 0x330000
    6130:	ldmib	sp, {r0, r1, r3, r4, r8, sl, fp, lr}^
    6134:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    6138:	orrvs	pc, r1, r5, lsl #10
    613c:	strvs	pc, [r0], #1285	; 0x505
    6140:	strcs	pc, [r0], #-2245	; 0xfffff73b
    6144:	strcc	pc, [r4], #-2245	; 0xfffff73b
    6148:	cdp2	0, 0, cr15, cr14, cr1, {0}
    614c:	vrhadd.s8	d11, d21, d16
    6150:	ldrtmi	r4, [r0], -ip, lsl #2
    6154:	stc2	0, cr15, [r8, #4]
    6158:	ldmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
    615c:	strtmi	r2, [r0], -r5, lsl #6
    6160:			; <UNDEFINED> instruction: 0xf8c59904
    6164:			; <UNDEFINED> instruction: 0xf8c52414
    6168:			; <UNDEFINED> instruction: 0xf8c51410
    616c:	and	r3, r4, r8, lsl r4
    6170:			; <UNDEFINED> instruction: 0xf8002a06
    6174:	vstrle	d20, [r4, #4]
    6178:	bmi	28e180 <putsgent@@Base+0x2860c4>
    617c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6180:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6184:	subsmi	r9, sl, r7, lsl #22
    6188:	andlt	sp, r8, r1, lsl #2
    618c:			; <UNDEFINED> instruction: 0xf7fbbd70
    6190:	svclt	0x0000ee12
    6194:	andeq	r3, r1, r8, ror #25
    6198:	andeq	r0, r0, r8, lsl r2
    619c:	andeq	r0, r2, r6, rrx
    61a0:	andeq	r0, r2, r2, lsr #32
    61a4:	andeq	r3, r1, r6, lsr ip
    61a8:	ldrbmi	r6, [r0, -r0, lsl #16]!
    61ac:	cdplt	0, 7, cr15, cr10, cr1, {0}
    61b0:	suble	r2, r3, r0, lsl #16
    61b4:			; <UNDEFINED> instruction: 0x460eb5f0
    61b8:	addlt	r4, r3, r2, lsr #18
    61bc:	stmdavs	r0, {r2, r9, sl, lr}
    61c0:	tstls	r1, r9, ror r4
    61c4:			; <UNDEFINED> instruction: 0xff20f7fd
    61c8:	andsle	r3, r6, r1
    61cc:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    61d0:			; <UNDEFINED> instruction: 0xff1af7fd
    61d4:	andsle	r3, r0, r1
    61d8:	orrslt	r6, r3, r3, lsr #17
    61dc:	orrlt	r6, r0, r8, lsl r8
    61e0:	strcs	r4, [r4, #-3865]	; 0xfffff0e7
    61e4:	and	r4, r3, pc, ror r4
    61e8:	ldmdbpl	r8, {r0, r1, r5, r7, fp, sp, lr}^
    61ec:	cmplt	r0, r4, lsl #10
    61f0:			; <UNDEFINED> instruction: 0xf7fd4639
    61f4:	andcc	pc, r1, r9, lsl #30
    61f8:			; <UNDEFINED> instruction: 0xf04fd1f6
    61fc:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
    6200:	stmiavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    6204:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
    6208:	svcmi	0x0010b168
    620c:	ldrbtmi	r2, [pc], #-1284	; 6214 <fchmod@plt+0x3fd4>
    6210:	stmiavs	r3!, {r0, r1, sp, lr, pc}^
    6214:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    6218:	ldrtmi	fp, [r9], -r8, lsr #2
    621c:	mrc2	7, 7, pc, cr4, cr13, {7}
    6220:	mvnsle	r3, r1
    6224:	ldrtmi	lr, [r1], -r9, ror #15
    6228:			; <UNDEFINED> instruction: 0xf0014620
    622c:	andcc	pc, r1, r7, asr #30
    6230:	rscscc	pc, pc, pc, asr #32
    6234:	andcs	fp, r0, r8, lsl pc
    6238:	ldcllt	0, cr11, [r0, #12]!
    623c:	rscscc	pc, pc, pc, asr #32
    6240:	svclt	0x00004770
    6244:	andeq	r2, r0, ip, rrx
    6248:	andeq	r2, r0, r8, asr pc
    624c:	andeq	r2, r0, lr, lsr #30
    6250:	mvnsmi	lr, #737280	; 0xb4000
    6254:	addlt	r2, r3, r1, lsl #2
    6258:	andscs	r4, r0, r6, lsl #12
    625c:	ldcl	7, cr15, [r0], #1004	; 0x3ec
    6260:	stmdacs	r0, {r2, r9, sl, lr}
    6264:	ldmdavs	r0!, {r5, r6, ip, lr, pc}
    6268:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    626c:	eorvs	r4, r0, r0, lsl #13
    6270:			; <UNDEFINED> instruction: 0xf0002800
    6274:	ldmdavs	r0!, {r0, r2, r4, r5, r7, pc}^
    6278:	ldc	7, cr15, [r0, #1004]	; 0x3ec
    627c:	rsbvs	r4, r0, r1, lsl #13
    6280:			; <UNDEFINED> instruction: 0xf0002800
    6284:	ldmvs	r7!, {r1, r4, r5, r7, pc}
    6288:	ldmdavs	sl!, {r8, r9, sp}
    628c:	bcs	17b78 <putsgent@@Base+0xfabc>
    6290:			; <UNDEFINED> instruction: 0xf851d04e
    6294:	ldrmi	r5, [ip], r4, lsl #30
    6298:	stccs	3, cr3, [r0, #-4]
    629c:			; <UNDEFINED> instruction: 0xf10cd1f9
    62a0:	andls	r0, r1, #2
    62a4:			; <UNDEFINED> instruction: 0xf7fb0080
    62a8:	bls	81ae8 <putsgent@@Base+0x79a2c>
    62ac:	adcvs	r4, r0, r5, lsl #12
    62b0:	suble	r2, r5, r0, lsl #16
    62b4:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    62b8:			; <UNDEFINED> instruction: 0xf7fb4610
    62bc:			; <UNDEFINED> instruction: 0x4643ed70
    62c0:			; <UNDEFINED> instruction: 0xf8483308
    62c4:	stmdacs	r0, {r2, r8, r9, sl, fp}
    62c8:			; <UNDEFINED> instruction: 0xf857d07e
    62cc:	blne	16d1ee4 <putsgent@@Base+0x16c9e28>
    62d0:	mvnsle	r2, r0, lsl #20
    62d4:	ldmvs	r6!, {r0, r1, r3, r5, sl, lr}^
    62d8:	andsvs	r2, r9, r0, lsl #2
    62dc:	bcs	203ac <putsgent@@Base+0x182f0>
    62e0:			; <UNDEFINED> instruction: 0x460bd039
    62e4:			; <UNDEFINED> instruction: 0xf8514631
    62e8:	ldrmi	r0, [pc], -r4, lsl #30
    62ec:	stmdacs	r0, {r0, r8, r9, ip, sp}
    62f0:	ldfned	f5, [r8], #996	; 0x3e4
    62f4:	addeq	r9, r0, r1, lsl #4
    62f8:	stcl	7, cr15, [r4, #1004]!	; 0x3ec
    62fc:	strmi	r9, [r7], -r1, lsl #20
    6300:	cmnlt	r8, #224	; 0xe0
    6304:	sasxmi	r1, r0, sp
    6308:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    630c:	movwcc	r4, #34347	; 0x862b
    6310:	svceq	0x0004f845
    6314:	eorsle	r2, sp, r0, lsl #16
    6318:	svccs	0x0004f856
    631c:	bcs	d290 <putsgent@@Base+0x51d4>
    6320:	ldrtmi	sp, [fp], #-497	; 0xfffffe0f
    6324:	andsvs	r2, sl, r0, lsl #4
    6328:	andlt	r4, r3, r0, lsr #12
    632c:	mvnshi	lr, #12386304	; 0xbd0000
    6330:			; <UNDEFINED> instruction: 0xf7fb2004
    6334:	strmi	lr, [r5], -r8, asr #27
    6338:	adcvs	r4, r0, r3, lsl #12
    633c:	bicle	r2, sl, r0, lsl #16
    6340:			; <UNDEFINED> instruction: 0xf7fb4648
    6344:	strbmi	lr, [r0], -r2, ror #25
    6348:	ldcl	7, cr15, [lr], {251}	; 0xfb
    634c:			; <UNDEFINED> instruction: 0xf7fb4620
    6350:	strcs	lr, [r0], #-3292	; 0xfffff324
    6354:	andcs	lr, r4, r8, ror #15
    6358:	ldc	7, cr15, [r4, #1004]!	; 0x3ec
    635c:	rscvs	r4, r0, r3, lsl #12
    6360:	bicsle	r2, pc, r0, lsl #16
    6364:	teqlt	r8, r8, lsr #16
    6368:			; <UNDEFINED> instruction: 0xf7fb2604
    636c:	stmiavs	r5!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    6370:	strcc	r5, [r4], -r8, lsr #19
    6374:	mvnsle	r2, r0, lsl #16
    6378:			; <UNDEFINED> instruction: 0xf7fb4628
    637c:	stmdavs	r0!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}^
    6380:	stcl	7, cr15, [r2], {251}	; 0xfb
    6384:			; <UNDEFINED> instruction: 0xf7fb6820
    6388:	strtmi	lr, [r0], -r0, asr #25
    638c:	ldc	7, cr15, [ip], #1004	; 0x3ec
    6390:	strb	r2, [r9, r0, lsl #8]
    6394:	teqlt	r8, r8, lsr r8
    6398:			; <UNDEFINED> instruction: 0xf7fb2504
    639c:	stmiavs	r7!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    63a0:	strcc	r5, [r4, #-2424]	; 0xfffff688
    63a4:	mvnsle	r2, r0, lsl #16
    63a8:			; <UNDEFINED> instruction: 0xf7fb4638
    63ac:	stmiavs	r3!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    63b0:	teqlt	r8, r8, lsl r8
    63b4:			; <UNDEFINED> instruction: 0xf7fb2504
    63b8:	stmiavs	r3!, {r3, r5, r7, sl, fp, sp, lr, pc}
    63bc:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    63c0:	mvnsle	r2, r0, lsl #16
    63c4:	bfi	r4, r8, #12, #13
    63c8:	stmdacs	r0, {r3, r5, fp, sp, lr}
    63cc:			; <UNDEFINED> instruction: 0x2604d0d4
    63d0:	ldc	7, cr15, [sl], {251}	; 0xfb
    63d4:	stmibpl	r8!, {r0, r2, r5, r7, fp, sp, lr}
    63d8:	stmdacs	r0, {r2, r9, sl, ip, sp}
    63dc:			; <UNDEFINED> instruction: 0xe7cbd1f8
    63e0:	strbmi	r4, [r4], -r0, lsr #12
    63e4:	ldc	7, cr15, [r0], {251}	; 0xfb
    63e8:			; <UNDEFINED> instruction: 0x4640e79e
    63ec:	stc	7, cr15, [ip], {251}	; 0xfb
    63f0:			; <UNDEFINED> instruction: 0xf7fb4620
    63f4:	strbmi	lr, [ip], -sl, lsl #25
    63f8:	svclt	0x0000e796
    63fc:	svclt	0x0028f7ff
    6400:			; <UNDEFINED> instruction: 0x4605b538
    6404:			; <UNDEFINED> instruction: 0xf7fb6800
    6408:	stmdavs	ip!, {r7, sl, fp, sp, lr, pc}^
    640c:			; <UNDEFINED> instruction: 0x4620b154
    6410:	ldc	7, cr15, [r2, #1004]!	; 0x3ec
    6414:	strmi	r2, [r2], -r0, lsl #2
    6418:			; <UNDEFINED> instruction: 0xf7fb4620
    641c:	stmdavs	r8!, {r1, r9, sl, fp, sp, lr, pc}^
    6420:	ldcl	7, cr15, [r2], #-1004	; 0xfffffc14
    6424:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    6428:	strcs	fp, [r4], #-312	; 0xfffffec8
    642c:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    6430:	ldmdbpl	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    6434:	stmdacs	r0, {r2, sl, ip, sp}
    6438:			; <UNDEFINED> instruction: 0x4618d1f8
    643c:	stcl	7, cr15, [r4], #-1004	; 0xfffffc14
    6440:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    6444:	strcs	fp, [r4], #-312	; 0xfffffec8
    6448:	mrrc	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    644c:	ldmdbpl	r8, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    6450:	stmdacs	r0, {r2, sl, ip, sp}
    6454:			; <UNDEFINED> instruction: 0x4618d1f8
    6458:	mrrc	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    645c:	pop	{r3, r5, r9, sl, lr}
    6460:			; <UNDEFINED> instruction: 0xf7fb4038
    6464:	svclt	0x0000bc4f
    6468:	svclt	0x00caf7ff
    646c:	stmdami	r2, {r0, r9, sl, lr}
    6470:			; <UNDEFINED> instruction: 0xf0004478
    6474:	svclt	0x0000be81
    6478:	andeq	r5, r1, ip, lsl r0
    647c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6480:	svclt	0x00004770
    6484:	andeq	r5, r1, lr
    6488:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    648c:			; <UNDEFINED> instruction: 0xf7fe4478
    6490:	tstlt	r0, r1, ror #16	; <UNPREDICTABLE>
    6494:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    6498:			; <UNDEFINED> instruction: 0x4008e8bd
    649c:			; <UNDEFINED> instruction: 0xf0004478
    64a0:	svclt	0x0000be7f
    64a4:	andeq	r2, r0, r0, lsr #25
    64a8:	strdeq	r4, [r1], -r0
    64ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    64b0:	cdplt	0, 8, cr15, cr6, cr0, {0}
    64b4:	ldrdeq	r4, [r1], -lr
    64b8:	stmdami	r2, {r0, r9, sl, lr}
    64bc:			; <UNDEFINED> instruction: 0xf0004478
    64c0:	svclt	0x0000beef
    64c4:	ldrdeq	r4, [r1], -r0
    64c8:	stmdami	r2, {r0, r9, sl, lr}
    64cc:			; <UNDEFINED> instruction: 0xf0014478
    64d0:	svclt	0x0000bb3f
    64d4:	andeq	r4, r1, r0, asr #31
    64d8:	stmdami	r2, {r0, r9, sl, lr}
    64dc:			; <UNDEFINED> instruction: 0xf0014478
    64e0:	svclt	0x0000b973
    64e4:			; <UNDEFINED> instruction: 0x00014fb0
    64e8:	stmdami	r2, {r0, r9, sl, lr}
    64ec:			; <UNDEFINED> instruction: 0xf0014478
    64f0:	svclt	0x0000bab3
    64f4:	andeq	r4, r1, r0, lsr #31
    64f8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    64fc:	bllt	1342508 <putsgent@@Base+0x133a44c>
    6500:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    6504:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6508:	bllt	16c2514 <putsgent@@Base+0x16ba458>
    650c:	andeq	r4, r1, r6, lsl #31
    6510:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6514:	ldmlt	ip, {r0, ip, sp, lr, pc}^
    6518:	andeq	r4, r1, sl, ror pc
    651c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6520:	stmialt	r8!, {r0, ip, sp, lr, pc}^
    6524:	andeq	r4, r1, lr, ror #30
    6528:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    652c:	strtcc	pc, [r4], #-2194	; 0xfffff76e
    6530:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6534:	strtcc	pc, [r4], #-2178	; 0xfffff77e
    6538:	svclt	0x00004770
    653c:	andeq	r4, r1, r2, ror #30
    6540:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6544:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    6548:	svclt	0x00004770
    654c:	andeq	r4, r1, sl, asr #30
    6550:	stmdami	r2, {r0, r9, sl, lr}
    6554:			; <UNDEFINED> instruction: 0xf0014478
    6558:	svclt	0x0000ba5d
    655c:	andeq	r4, r1, r8, lsr pc
    6560:			; <UNDEFINED> instruction: 0xf7feb508
    6564:	pop	{r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    6568:	strmi	r4, [r1], -r8
    656c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6570:	stmdalt	r6, {r0, ip, sp, lr, pc}^
    6574:	andeq	r4, r1, lr, lsl pc
    6578:	ldrbmi	r6, [r0, -r0, lsl #16]!
    657c:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
    6580:	ldmdbmi	r0, {r0, r2, r3, r9, sl, lr}
    6584:	strmi	fp, [r4], -r3, lsl #1
    6588:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    658c:			; <UNDEFINED> instruction: 0xf7fd9101
    6590:	andcc	pc, r1, fp, lsr sp	; <UNPREDICTABLE>
    6594:	stmdbls	r1, {r4, ip, lr, pc}
    6598:			; <UNDEFINED> instruction: 0xf7fd6860
    659c:	andcc	pc, r1, r5, lsr sp	; <UNPREDICTABLE>
    65a0:	strtmi	sp, [r9], -sl
    65a4:			; <UNDEFINED> instruction: 0xf7fb4620
    65a8:	andcc	lr, r1, lr, lsr #28
    65ac:	rscscc	pc, pc, pc, asr #32
    65b0:	andcs	fp, r0, r8, lsl pc
    65b4:	ldclt	0, cr11, [r0, #-12]!
    65b8:	rscscc	pc, pc, pc, asr #32
    65bc:			; <UNDEFINED> instruction: 0xf04fe7fa
    65c0:			; <UNDEFINED> instruction: 0x477030ff
    65c4:	andeq	r1, r0, r2, lsr #25
    65c8:	bllt	fe9445bc <putsgent@@Base+0xfe93c500>
    65cc:	stmialt	lr!, {ip, sp, lr, pc}
    65d0:	ldmdalt	sl!, {ip, sp, lr, pc}^
    65d4:	stmdami	r2, {r0, r9, sl, lr}
    65d8:			; <UNDEFINED> instruction: 0xf0004478
    65dc:	svclt	0x0000bdcd
    65e0:	andeq	r5, r1, r0, lsl #6
    65e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    65e8:	svclt	0x00004770
    65ec:	strdeq	r5, [r1], -r2
    65f0:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    65f4:			; <UNDEFINED> instruction: 0xf7fd4478
    65f8:	smlatblt	r0, sp, pc, pc	; <UNPREDICTABLE>
    65fc:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    6600:			; <UNDEFINED> instruction: 0x4008e8bd
    6604:			; <UNDEFINED> instruction: 0xf0004478
    6608:	svclt	0x0000bdcb
    660c:	andeq	r2, r0, r8, lsr fp
    6610:	ldrdeq	r5, [r1], -r4
    6614:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6618:	ldcllt	0, cr15, [r2]
    661c:	andeq	r5, r1, r2, asr #5
    6620:	stmdami	r2, {r0, r9, sl, lr}
    6624:			; <UNDEFINED> instruction: 0xf0004478
    6628:	svclt	0x0000be3b
    662c:			; <UNDEFINED> instruction: 0x000152b4
    6630:	stmdami	r2, {r0, r9, sl, lr}
    6634:			; <UNDEFINED> instruction: 0xf0014478
    6638:	svclt	0x0000ba8b
    663c:	andeq	r5, r1, r4, lsr #5
    6640:	stmdami	r2, {r0, r9, sl, lr}
    6644:			; <UNDEFINED> instruction: 0xf0014478
    6648:	svclt	0x0000b8bf
    664c:	muleq	r1, r4, r2
    6650:	stmdami	r2, {r0, r9, sl, lr}
    6654:			; <UNDEFINED> instruction: 0xf0014478
    6658:	svclt	0x0000b9ff
    665c:	andeq	r5, r1, r4, lsl #5
    6660:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6664:	blt	fe642670 <putsgent@@Base+0xfe63a5b4>
    6668:	andeq	r5, r1, r6, ror r2
    666c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6670:	blt	fe9c267c <putsgent@@Base+0xfe9ba5c0>
    6674:	andeq	r5, r1, sl, ror #4
    6678:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    667c:	stmdalt	r8!, {r0, ip, sp, lr, pc}
    6680:	andeq	r5, r1, lr, asr r2
    6684:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6688:	ldmdalt	r4!, {r0, ip, sp, lr, pc}
    668c:	andeq	r5, r1, r2, asr r2
    6690:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6694:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    6698:	svclt	0x00004770
    669c:	andeq	r5, r1, r6, asr #4
    66a0:	stmdami	r2, {r0, r9, sl, lr}
    66a4:			; <UNDEFINED> instruction: 0xf0014478
    66a8:	svclt	0x0000b9b5
    66ac:	andeq	r5, r1, r4, lsr r2
    66b0:			; <UNDEFINED> instruction: 0xf7feb508
    66b4:	pop	{r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    66b8:	strmi	r4, [r1], -r8
    66bc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    66c0:	svclt	0x009ef000
    66c4:	andeq	r5, r1, sl, lsl r2
    66c8:	tstcs	r1, r0, ror r5
    66cc:	eorcs	r4, r4, r6, lsl #12
    66d0:	b	fedc46c4 <putsgent@@Base+0xfedbc608>
    66d4:	biclt	r4, r8, r4, lsl #12
    66d8:	movwcs	lr, #10710	; 0x29d6
    66dc:	ldrdpl	lr, [r4], -r6
    66e0:	strhtvs	r6, [r2], r1
    66e4:	ldmibvs	r2!, {r0, r1, r5, r6, r7, sp, lr}^
    66e8:	stmib	r4, {r0, r1, r4, r5, r9, fp, sp, lr}^
    66ec:	stmib	r4, {r2, ip, lr}^
    66f0:	ldmdavs	r0!, {r1, r2, r9, ip}
    66f4:			; <UNDEFINED> instruction: 0xf7fb6223
    66f8:			; <UNDEFINED> instruction: 0x4605eb52
    66fc:	teqlt	r8, r0, lsr #32
    6700:			; <UNDEFINED> instruction: 0xf7fb6870
    6704:	strmi	lr, [r6], -ip, asr #22
    6708:	teqlt	r0, r0, rrx
    670c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6710:	strtmi	r4, [ip], -r0, lsr #12
    6714:	b	ffe44708 <putsgent@@Base+0xffe3c64c>
    6718:			; <UNDEFINED> instruction: 0x4628e7f8
    671c:	b	ffd44710 <putsgent@@Base+0xffd3c654>
    6720:			; <UNDEFINED> instruction: 0xf7fb4620
    6724:			; <UNDEFINED> instruction: 0x4634eaf2
    6728:	svclt	0x0000e7f0
    672c:			; <UNDEFINED> instruction: 0x4604b538
    6730:			; <UNDEFINED> instruction: 0xf7fb6800
    6734:	stmdavs	r5!, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    6738:			; <UNDEFINED> instruction: 0x4628b155
    673c:	ldc	7, cr15, [ip], {251}	; 0xfb
    6740:	strmi	r2, [r2], -r0, lsl #2
    6744:			; <UNDEFINED> instruction: 0xf7fb4628
    6748:	stmdavs	r0!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    674c:	b	ff744740 <putsgent@@Base+0xff73c684>
    6750:	pop	{r5, r9, sl, lr}
    6754:			; <UNDEFINED> instruction: 0xf7fb4038
    6758:	svclt	0x0000bad5
    675c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6760:	svcmi	0x003f4681
    6764:	strmi	fp, [sl], r4, lsl #1
    6768:	ldrbtmi	r4, [pc], #-1566	; 6770 <fchmod@plt+0x4530>
    676c:	bcs	17fc4 <putsgent@@Base+0xff08>
    6770:	blmi	f3a8d0 <putsgent@@Base+0xf32814>
    6774:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6778:	b	fee4476c <putsgent@@Base+0xfee3c6b0>
    677c:			; <UNDEFINED> instruction: 0xf8574b3a
    6780:			; <UNDEFINED> instruction: 0xf8d88003
    6784:			; <UNDEFINED> instruction: 0xf7fb0000
    6788:			; <UNDEFINED> instruction: 0xf7fbeab2
    678c:	strmi	lr, [r5], -r4, lsr #25
    6790:	mcrrne	3, 4, fp, r2, cr0
    6794:	sub	sp, sl, r2, lsl #2
    6798:	subsle	r4, lr, r5, lsl #5
    679c:	ldrtmi	r2, [r1], -r0, lsl #4
    67a0:			; <UNDEFINED> instruction: 0xf7fb4628
    67a4:	mcrrne	11, 6, lr, r3, cr10
    67a8:	mvnsle	r4, r4, lsl #12
    67ac:	ldc	7, cr15, [r4], {251}	; 0xfb
    67b0:	stmdacs	r4, {fp, sp, lr}
    67b4:	blmi	b7ab84 <putsgent@@Base+0xb72ac8>
    67b8:			; <UNDEFINED> instruction: 0xf8d84625
    67bc:	ldmdavs	r4!, {pc}
    67c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    67c4:			; <UNDEFINED> instruction: 0xf7fb9303
    67c8:	bmi	a815f8 <putsgent@@Base+0xa7953c>
    67cc:	blls	cebd8 <putsgent@@Base+0xc6b1c>
    67d0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    67d4:	strbmi	r4, [r0], -r0
    67d8:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    67dc:	andlt	r4, r4, r8, lsr #12
    67e0:			; <UNDEFINED> instruction: 0x87f0e8bd
    67e4:	ldrbmi	r4, [r1], -r2, lsr #12
    67e8:			; <UNDEFINED> instruction: 0xf7fb4648
    67ec:			; <UNDEFINED> instruction: 0xf7fbebd8
    67f0:	stmdavs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    67f4:	andsle	r2, r7, r2, lsl #16
    67f8:			; <UNDEFINED> instruction: 0xf8d84b1c
    67fc:	ldmpl	fp!, {lr}^
    6800:	movwls	r6, #14363	; 0x381b
    6804:	bl	1ac47f8 <putsgent@@Base+0x1abc73c>
    6808:	tstcs	r1, sl, lsl sl
    680c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    6810:	andls	lr, r0, sp, asr #19
    6814:			; <UNDEFINED> instruction: 0xf7fb4620
    6818:	rsbscs	lr, lr, r4, lsr ip
    681c:	bl	fe544810 <putsgent@@Base+0xfe53c754>
    6820:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
    6824:			; <UNDEFINED> instruction: 0xe7a4681c
    6828:			; <UNDEFINED> instruction: 0xf7fb207f
    682c:	blmi	40166c <putsgent@@Base+0x3f95b0>
    6830:	ldrdmi	pc, [r0], -r8
    6834:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6838:			; <UNDEFINED> instruction: 0xf7fb9303
    683c:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    6840:	bl	1344834 <putsgent@@Base+0x133c778>
    6844:	blls	d9080 <putsgent@@Base+0xd0fc4>
    6848:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    684c:	andls	pc, r0, sp, asr #17
    6850:	strtmi	r9, [r0], -r1
    6854:	ldc	7, cr15, [r4], {251}	; 0xfb
    6858:	strcs	lr, [r0, #-1984]	; 0xfffff840
    685c:	svclt	0x0000e7be
    6860:	andeq	r3, r1, sl, asr #12
    6864:	andeq	r0, r0, r4, lsr r2
    6868:	andeq	r0, r0, r4, lsr #4
    686c:	andeq	r0, r0, r0, lsr #4
    6870:	andeq	r2, r0, r8, ror #23
    6874:	andeq	r2, r0, lr, lsl #23
    6878:	andeq	r0, r0, r0, asr #4
    687c:	andeq	r2, r0, r2, asr fp
    6880:			; <UNDEFINED> instruction: 0x4605b538
    6884:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    6888:	stmiavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    688c:			; <UNDEFINED> instruction: 0xf8c56820
    6890:	tstlt	r8, r8, lsl r4
    6894:	b	e44888 <putsgent@@Base+0xe3c7cc>
    6898:	tstlt	r8, r0, ror #16
    689c:	strcc	pc, [r0], #-2261	; 0xfffff72b
    68a0:			; <UNDEFINED> instruction: 0x4798685b
    68a4:			; <UNDEFINED> instruction: 0xf7fb4620
    68a8:			; <UNDEFINED> instruction: 0xf8d5ea30
    68ac:	cfstrscs	mvf4, [r0], {24}
    68b0:	movwcs	sp, #491	; 0x1eb
    68b4:	ldrcc	pc, [ip], #-2245	; 0xfffff73b
    68b8:	svclt	0x0000bd38
    68bc:	cfstr32mi	mvfx11, [ip], {16}
    68c0:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    68c4:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    68c8:			; <UNDEFINED> instruction: 0xf7fb4010
    68cc:	stmdami	r9, {r0, r3, sl, fp, ip, sp, pc}
    68d0:			; <UNDEFINED> instruction: 0xf7fe4478
    68d4:	stmdami	r8, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    68d8:			; <UNDEFINED> instruction: 0xf7fe4478
    68dc:	andcs	pc, r3, r9, lsl fp	; <UNPREDICTABLE>
    68e0:	blx	fefc48e2 <putsgent@@Base+0xfefbc826>
    68e4:	eorvc	r2, r3, r0, lsl #6
    68e8:			; <UNDEFINED> instruction: 0x4010e8bd
    68ec:	bllt	ffe448e0 <putsgent@@Base+0xffe3c824>
    68f0:			; <UNDEFINED> instruction: 0x0001fcb4
    68f4:	andeq	r1, r0, ip, lsl ip
    68f8:	andeq	r1, r0, ip, asr #24
    68fc:	ldrblt	fp, [r0, #-409]!	; 0xfffffe67
    6900:	ldrmi	r4, [r5], -r6, lsl #12
    6904:	stmdavs	r0!, {r2, r3, r9, sl, lr}^
    6908:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    690c:			; <UNDEFINED> instruction: 0x4798689b
    6910:			; <UNDEFINED> instruction: 0xf7fb4629
    6914:			; <UNDEFINED> instruction: 0xb120e9b6
    6918:	stccs	8, cr6, [r0], {228}	; 0xe4
    691c:	strdcs	sp, [r0], -r3
    6920:			; <UNDEFINED> instruction: 0x4620bd70
    6924:	andcs	fp, r0, r0, ror sp
    6928:	svclt	0x00004770
    692c:	strcs	pc, [r8], #-2271	; 0xfffff721
    6930:	strcc	pc, [r8], #-2271	; 0xfffff721
    6934:	push	{r1, r3, r4, r5, r6, sl, lr}
    6938:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    693c:			; <UNDEFINED> instruction: 0x460f58d3
    6940:			; <UNDEFINED> instruction: 0xf8df4606
    6944:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    6948:			; <UNDEFINED> instruction: 0xf04f932b
    694c:			; <UNDEFINED> instruction: 0xf7fb0300
    6950:	ldrbtmi	lr, [r8], #2836	; 0xb14
    6954:	beq	302d5c <putsgent@@Base+0x2faca0>
    6958:	ldrbmi	r1, [r0], -r5, lsl #27
    695c:	b	fecc4950 <putsgent@@Base+0xfecbc894>
    6960:	stmdacs	r0, {r2, r9, sl, lr}
    6964:	mvnhi	pc, r0
    6968:			; <UNDEFINED> instruction: 0xf7fb4628
    696c:	strmi	lr, [r1], ip, lsr #21
    6970:			; <UNDEFINED> instruction: 0xf0002800
    6974:			; <UNDEFINED> instruction: 0xf7fb81dc
    6978:			; <UNDEFINED> instruction: 0xf8dfeae2
    697c:	ldrbmi	ip, [r1], -r8, asr #7
    6980:	mvnscc	pc, #79	; 0x4f
    6984:	andcs	r4, r1, #252, 8	; 0xfc000000
    6988:	andgt	pc, r0, sp, asr #17
    698c:	andls	r9, r2, r1, lsl #12
    6990:			; <UNDEFINED> instruction: 0xf7fb4620
    6994:	stmiami	ip!, {r2, r6, sl, fp, sp, lr, pc}^
    6998:			; <UNDEFINED> instruction: 0xf04f4629
    699c:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    69a0:	andls	r2, r0, r1, lsl #4
    69a4:	strls	r4, [r1], -r8, asr #12
    69a8:	ldc	7, cr15, [r8], #-1004	; 0xfffffc14
    69ac:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    69b0:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    69b4:			; <UNDEFINED> instruction: 0xf7fb4620
    69b8:	mcrrne	10, 7, lr, r2, cr10
    69bc:	rsble	r4, pc, r5, lsl #12
    69c0:	b	fef449b4 <putsgent@@Base+0xfef3c8f8>
    69c4:	beq	fe342e00 <putsgent@@Base+0xfe33ad44>
    69c8:			; <UNDEFINED> instruction: 0x23204ae0
    69cc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    69d0:	ldrbmi	r4, [r0], -r4, lsl #13
    69d4:			; <UNDEFINED> instruction: 0x2c00e9cd
    69d8:			; <UNDEFINED> instruction: 0xf8cd2201
    69dc:			; <UNDEFINED> instruction: 0xf7fbc01c
    69e0:			; <UNDEFINED> instruction: 0x4650ec1e
    69e4:	b	ff2449d8 <putsgent@@Base+0xff23c91c>
    69e8:			; <UNDEFINED> instruction: 0xf1004651
    69ec:	strtmi	r0, [r8], -r1, lsl #22
    69f0:			; <UNDEFINED> instruction: 0xf7fb465a
    69f4:	strmi	lr, [r3, #2874]	; 0xb3a
    69f8:	svccs	0x0000d01c
    69fc:	addhi	pc, r7, r0, asr #32
    6a00:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    6a04:	bl	ffcc49f8 <putsgent@@Base+0xffcbc93c>
    6a08:			; <UNDEFINED> instruction: 0xf7fb4620
    6a0c:	strtmi	lr, [r0], -r8, ror #19
    6a10:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a14:			; <UNDEFINED> instruction: 0xf7fb4648
    6a18:	bmi	ff381000 <putsgent@@Base+0xff378f44>
    6a1c:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    6a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a24:	subsmi	r9, sl, fp, lsr #22
    6a28:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    6a2c:	eorlt	r4, sp, r8, lsr #12
    6a30:	svchi	0x00f0e8bd
    6a34:			; <UNDEFINED> instruction: 0xf7fb4628
    6a38:			; <UNDEFINED> instruction: 0x4649ebda
    6a3c:			; <UNDEFINED> instruction: 0xf7fb4620
    6a40:	strmi	lr, [r5], -lr, lsl #22
    6a44:	suble	r2, r8, r0, lsl #16
    6a48:	strbmi	r2, [r8], -r2, lsl #2
    6a4c:	b	bc4a40 <putsgent@@Base+0xbbc984>
    6a50:	strmi	r1, [r5], -r3, asr #24
    6a54:	addshi	pc, r9, r0
    6a58:			; <UNDEFINED> instruction: 0x4651221f
    6a5c:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a60:	strtmi	r4, [r8], -r3, lsl #12
    6a64:			; <UNDEFINED> instruction: 0xf7fb461d
    6a68:	vstrcs	d14, [r0, #-776]	; 0xfffffcf8
    6a6c:	addshi	pc, r8, r0, asr #6
    6a70:	stmdbge	r7, {r2, r3, r5, r8, r9, fp, sp, pc}
    6a74:			; <UNDEFINED> instruction: 0x4650441d
    6a78:	bleq	42bbc <putsgent@@Base+0x3ab00>
    6a7c:	stclt	8, cr15, [r4], #-20	; 0xffffffec
    6a80:			; <UNDEFINED> instruction: 0xf930f001
    6a84:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6a88:	svccs	0x0000d15a
    6a8c:	sbchi	pc, r6, r0, asr #32
    6a90:			; <UNDEFINED> instruction: 0xf7fb4620
    6a94:			; <UNDEFINED> instruction: 0xf7fbe9a4
    6a98:	tstcs	r6, #160, 20	; 0xa0000
    6a9c:	ldr	r6, [r6, r3]!
    6aa0:	svccs	0x0000463d
    6aa4:	blmi	feafad78 <putsgent@@Base+0xfeaf2cbc>
    6aa8:	bmi	feacfeb0 <putsgent@@Base+0xfeac7df4>
    6aac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6ab0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6ab4:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    6ab8:			; <UNDEFINED> instruction: 0xf7fb9305
    6abc:	stmdavs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    6ac0:	b	344ab4 <putsgent@@Base+0x33c9f8>
    6ac4:	tstcs	r1, r5, lsl #22
    6ac8:	strmi	r9, [r2], -r0, lsl #8
    6acc:	bmi	fe8eb2d8 <putsgent@@Base+0xfe8e321c>
    6ad0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    6ad4:	b	ff544ac8 <putsgent@@Base+0xff53ca0c>
    6ad8:	bge	240944 <putsgent@@Base+0x238888>
    6adc:	andcs	r4, r3, r1, lsr #12
    6ae0:	bl	1844ad4 <putsgent@@Base+0x183ca18>
    6ae4:	teqle	sp, r0, lsl #16
    6ae8:	blcs	ad724 <putsgent@@Base+0xa5668>
    6aec:			; <UNDEFINED> instruction: 0x4620d13a
    6af0:			; <UNDEFINED> instruction: 0xf7fb2501
    6af4:	ldmibmi	sl, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    6af8:	strtcs	pc, [r4], #-2198	; 0xfffff76a
    6afc:			; <UNDEFINED> instruction: 0xf0424479
    6b00:			; <UNDEFINED> instruction: 0xf8860204
    6b04:	stmdavs	fp, {r2, r5, sl, sp}^
    6b08:	subvs	r4, fp, fp, lsr #8
    6b0c:	blmi	fe480910 <putsgent@@Base+0xfe478854>
    6b10:			; <UNDEFINED> instruction: 0xf8584a91
    6b14:			; <UNDEFINED> instruction: 0xf8583003
    6b18:	ldmdavs	fp, {r1, sp}
    6b1c:	movwls	r6, #22550	; 0x5816
    6b20:	b	16c4b14 <putsgent@@Base+0x16bca58>
    6b24:			; <UNDEFINED> instruction: 0xf7fb6800
    6b28:	blls	181298 <putsgent@@Base+0x1791dc>
    6b2c:	strls	r2, [r0], #-257	; 0xfffffeff
    6b30:	andls	r4, r1, #2097152	; 0x200000
    6b34:	ldrtmi	r4, [r0], -fp, lsl #21
    6b38:			; <UNDEFINED> instruction: 0xf7fb447a
    6b3c:	ldrb	lr, [pc, -r2, lsr #21]
    6b40:	ldrbmi	r9, [r9], -r7, lsl #16
    6b44:	stmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b48:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6b4c:	svccs	0x0000d15a
    6b50:	addshi	pc, r8, r0, asr #32
    6b54:			; <UNDEFINED> instruction: 0xf7fb4620
    6b58:			; <UNDEFINED> instruction: 0xf7fbe942
    6b5c:	tstcs	r1, #253952	; 0x3e000
    6b60:	ldrb	r6, [r4, -r3]
    6b64:	blmi	1f33128 <putsgent@@Base+0x1f2b06c>
    6b68:	ldmdami	sl!, {r0, r8, sp}^
    6b6c:			; <UNDEFINED> instruction: 0xf8584a7e
    6b70:			; <UNDEFINED> instruction: 0xf8586003
    6b74:	ldrbtmi	r0, [sl], #-0
    6b78:	stmdavs	r3, {sl, ip, pc}
    6b7c:			; <UNDEFINED> instruction: 0xf7fb6830
    6b80:	strtmi	lr, [r0], -r0, lsl #21
    6b84:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b88:			; <UNDEFINED> instruction: 0xf7fbe741
    6b8c:	strmi	lr, [r6], -r6, lsr #20
    6b90:	strtmi	fp, [r0], -r7, lsl #19
    6b94:			; <UNDEFINED> instruction: 0xf7fb2500
    6b98:	tstcs	r6, #557056	; 0x88000
    6b9c:			; <UNDEFINED> instruction: 0xe7366033
    6ba0:	strtmi	fp, [r0], -r7, lsl #22
    6ba4:			; <UNDEFINED> instruction: 0xf7fb2500
    6ba8:			; <UNDEFINED> instruction: 0xf7fbe91a
    6bac:	tstcs	r6, #90112	; 0x16000
    6bb0:	str	r6, [ip, -r3]!
    6bb4:	bmi	1a19958 <putsgent@@Base+0x1a1189c>
    6bb8:			; <UNDEFINED> instruction: 0xf8586800
    6bbc:			; <UNDEFINED> instruction: 0xf8583003
    6bc0:	ldmdavs	fp, {r1, sp}
    6bc4:	movwls	r6, #22549	; 0x5815
    6bc8:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bcc:	tstcs	r1, r5, lsl #22
    6bd0:	andls	pc, r0, sp, asr #17
    6bd4:	andls	r4, r1, #2097152	; 0x200000
    6bd8:	strtmi	r4, [r8], -r4, ror #20
    6bdc:			; <UNDEFINED> instruction: 0xf7fb447a
    6be0:			; <UNDEFINED> instruction: 0xe7d6ea50
    6be4:	tstcs	r1, ip, asr fp
    6be8:	bmi	1858d58 <putsgent@@Base+0x1850c9c>
    6bec:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6bf0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    6bf4:			; <UNDEFINED> instruction: 0xf8cd447a
    6bf8:	stmdavs	r3, {ip, pc}
    6bfc:			; <UNDEFINED> instruction: 0xf7fb6828
    6c00:	strb	lr, [lr, r0, asr #20]
    6c04:			; <UNDEFINED> instruction: 0xf7fb4648
    6c08:	strmi	lr, [r5], -sl, ror #17
    6c0c:	svccs	0x0000b1c0
    6c10:	strtmi	sp, [r0], -sl, asr #2
    6c14:			; <UNDEFINED> instruction: 0xf7fb2500
    6c18:	ldrbt	lr, [r8], r2, ror #17
    6c1c:	tstcs	r1, sp, asr #20
    6c20:			; <UNDEFINED> instruction: 0xf8584b4d
    6c24:			; <UNDEFINED> instruction: 0xf8582002
    6c28:			; <UNDEFINED> instruction: 0xf8cd0003
    6c2c:	ldmdavs	r3, {r2, sp, pc}
    6c30:	stmdavs	r0, {r4, r6, r9, fp, lr}
    6c34:			; <UNDEFINED> instruction: 0xf8cd447a
    6c38:			; <UNDEFINED> instruction: 0xf7fb9000
    6c3c:	str	lr, [r7, -r2, lsr #20]!
    6c40:	strtmi	r4, [r0], -r9, asr #12
    6c44:	b	2c4c38 <putsgent@@Base+0x2bcb7c>
    6c48:	suble	r2, r7, r0, lsl #16
    6c4c:	addsle	r2, r8, r0, lsl #30
    6c50:	bmi	1059958 <putsgent@@Base+0x105189c>
    6c54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6c58:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6c5c:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    6c60:			; <UNDEFINED> instruction: 0xf7fb9305
    6c64:	stmdavs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    6c68:	ldmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c6c:	tstcs	r1, r5, lsl #22
    6c70:	andls	pc, r0, sp, asr #17
    6c74:	andls	r4, r1, #2097152	; 0x200000
    6c78:			; <UNDEFINED> instruction: 0x46304a3f
    6c7c:			; <UNDEFINED> instruction: 0xf7fb447a
    6c80:	ldrb	lr, [lr, -r0, lsl #20]!
    6c84:	tstcs	r1, r4, lsr fp
    6c88:	bls	1d8d58 <putsgent@@Base+0x1d0c9c>
    6c8c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6c90:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    6c94:	andls	pc, r0, sp, asr #17
    6c98:	ldmdavs	r0!, {r0, r1, fp, sp, lr}
    6c9c:	bmi	deb4a8 <putsgent@@Base+0xde33ec>
    6ca0:			; <UNDEFINED> instruction: 0xf7fb447a
    6ca4:	ldrb	lr, [r5, -lr, ror #19]
    6ca8:	bmi	ad9958 <putsgent@@Base+0xad189c>
    6cac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6cb0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6cb4:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    6cb8:			; <UNDEFINED> instruction: 0xf7fb9305
    6cbc:	stmdavs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    6cc0:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6cc4:	tstcs	r1, r5, lsl #22
    6cc8:	andls	pc, r0, sp, asr #17
    6ccc:	andls	r4, r1, #2097152	; 0x200000
    6cd0:	strtmi	r4, [r8], -fp, lsr #20
    6cd4:			; <UNDEFINED> instruction: 0xf7fb447a
    6cd8:			; <UNDEFINED> instruction: 0xe79ae9d4
    6cdc:	strtmi	sl, [r1], -r8, lsl #20
    6ce0:			; <UNDEFINED> instruction: 0xf7fb2003
    6ce4:	strmi	lr, [r5], -r0, ror #20
    6ce8:	blls	375410 <putsgent@@Base+0x36d354>
    6cec:			; <UNDEFINED> instruction: 0xf43f2b02
    6cf0:	svccs	0x0000aefe
    6cf4:	svcge	0x0045f43f
    6cf8:	tstcs	r1, r6, lsl sl
    6cfc:	strcs	r4, [r0, #-2838]	; 0xfffff4ea
    6d00:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6d04:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6d08:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, lr}
    6d0c:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    6d10:			; <UNDEFINED> instruction: 0xf7fb9400
    6d14:			; <UNDEFINED> instruction: 0x4620e9b6
    6d18:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d1c:	svccs	0x0000e677
    6d20:	svcge	0x0077f43f
    6d24:			; <UNDEFINED> instruction: 0xf7fbe7e8
    6d28:	strmi	lr, [r5], -r6, asr #16
    6d2c:			; <UNDEFINED> instruction: 0x4620e675
    6d30:			; <UNDEFINED> instruction: 0xf7fa464d
    6d34:	ldrbt	lr, [r0], -sl, ror #31
    6d38:	andeq	r3, r1, r0, lsl #9
    6d3c:	andeq	r0, r0, r8, lsl r2
    6d40:	andeq	r3, r1, r2, ror #8
    6d44:	andeq	r2, r0, r4, asr sl
    6d48:	andeq	r2, r0, r2, asr #20
    6d4c:	andeq	r2, r0, lr, lsl #18
    6d50:	muleq	r1, r6, r3
    6d54:	andeq	r0, r0, r0, lsr #4
    6d58:	andeq	r0, r0, r4, lsr #4
    6d5c:	andeq	r2, r0, r6, lsl r9
    6d60:	andeq	pc, r1, r8, ror sl	; <UNPREDICTABLE>
    6d64:			; <UNDEFINED> instruction: 0x000028b0
    6d68:	andeq	r2, r0, lr, ror r8
    6d6c:	andeq	r2, r0, ip, lsl #16
    6d70:	andeq	r2, r0, r0, lsr #16
    6d74:	andeq	r2, r0, ip, lsl #16
    6d78:	andeq	r2, r0, r0, lsr #16
    6d7c:	ldrdeq	r2, [r0], -r4
    6d80:	andeq	r2, r0, r8, asr #15
    6d84:	andeq	r2, r0, r8, ror #13
    6d88:			; <UNDEFINED> instruction: 0x4606b5f8
    6d8c:	rscsne	pc, pc, r0, asr #4
    6d90:			; <UNDEFINED> instruction: 0xf7fb460d
    6d94:	ldmdbmi	r3, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6d98:			; <UNDEFINED> instruction: 0x46074479
    6d9c:			; <UNDEFINED> instruction: 0xf7fb4630
    6da0:			; <UNDEFINED> instruction: 0x4604e9d2
    6da4:			; <UNDEFINED> instruction: 0xf7fb4638
    6da8:	orrlt	lr, r4, ip, ror #19
    6dac:			; <UNDEFINED> instruction: 0xf7fb4620
    6db0:	ldmib	r5, {r1, r5, r6, r8, fp, sp, lr, pc}^
    6db4:			; <UNDEFINED> instruction: 0xf7fb1206
    6db8:	ldmdblt	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}^
    6dbc:			; <UNDEFINED> instruction: 0xf7fb4620
    6dc0:	stmdbvs	r9!, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    6dc4:	bicsvc	pc, sl, r1, lsl #8
    6dc8:	b	ec4dbc <putsgent@@Base+0xebcd00>
    6dcc:	strtmi	fp, [r0], -r8, lsl #18
    6dd0:			; <UNDEFINED> instruction: 0x4620bdf8
    6dd4:			; <UNDEFINED> instruction: 0xf7fb2400
    6dd8:	ldrtmi	lr, [r0], -r0, ror #18
    6ddc:	svc	0x00fef7fa
    6de0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    6de4:	andeq	r2, r0, r0, lsr #14
    6de8:	blmi	ff659950 <putsgent@@Base+0xff651894>
    6dec:	push	{r1, r3, r4, r5, r6, sl, lr}
    6df0:			; <UNDEFINED> instruction: 0xf2ad4ff0
    6df4:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    6df8:	ldmdavs	fp, {r2, r9, sl, lr}
    6dfc:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    6e00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e04:	strtcc	pc, [r4], #-2192	; 0xfffff770
    6e08:	movteq	pc, #4975	; 0x136f	; <UNPREDICTABLE>
    6e0c:	strtcc	pc, [r4], #-2176	; 0xfffff780
    6e10:			; <UNDEFINED> instruction: 0xf14007d8
    6e14:	sbcslt	r8, sl, #163	; 0xa3
    6e18:			; <UNDEFINED> instruction: 0xf1000711
    6e1c:			; <UNDEFINED> instruction: 0xf8d4809f
    6e20:	bvs	6d3e28 <putsgent@@Base+0x6cbd6c>
    6e24:			; <UNDEFINED> instruction: 0x4798b11b
    6e28:			; <UNDEFINED> instruction: 0xf0002800
    6e2c:			; <UNDEFINED> instruction: 0xf10d8084
    6e30:	rsbcs	r0, r8, #16, 16	; 0x100000
    6e34:	strbmi	r2, [r0], -r0, lsl #2
    6e38:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e3c:	streq	pc, [r4], #-2260	; 0xfffff72c
    6e40:			; <UNDEFINED> instruction: 0xf0002800
    6e44:			; <UNDEFINED> instruction: 0xf7fb8096
    6e48:			; <UNDEFINED> instruction: 0x4642e916
    6e4c:	andcs	r4, r3, r1, lsl #12
    6e50:	svc	0x00faf7fa
    6e54:			; <UNDEFINED> instruction: 0xf0402800
    6e58:	mrcge	1, 1, r8, cr9, cr7, {1}
    6e5c:	vst1.32	{d20-d21}, [pc :256]!
    6e60:	strls	r6, [r1], #-896	; 0xfffffc80
    6e64:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    6e68:	andls	r4, r0, #48, 12	; 0x3000000
    6e6c:			; <UNDEFINED> instruction: 0xf10d2201
    6e70:			; <UNDEFINED> instruction: 0xf7fb0978
    6e74:			; <UNDEFINED> instruction: 0x4630e9d4
    6e78:			; <UNDEFINED> instruction: 0xff6af7fe
    6e7c:	strvc	pc, [r4], #-2260	; 0xfffff72c
    6e80:	beq	43548 <putsgent@@Base+0x3b48c>
    6e84:	svclt	0x00184638
    6e88:	beq	82fcc <putsgent@@Base+0x7af10>
    6e8c:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e90:	strmi	r4, [r1], -sl, asr #12
    6e94:			; <UNDEFINED> instruction: 0xf7fa2003
    6e98:	pkhtbmi	lr, r3, r8, asr #31
    6e9c:			; <UNDEFINED> instruction: 0xf0402800
    6ea0:			; <UNDEFINED> instruction: 0x4649811e
    6ea4:			; <UNDEFINED> instruction: 0xf7ff4630
    6ea8:	strmi	pc, [r5], -pc, ror #30
    6eac:			; <UNDEFINED> instruction: 0xf0002800
    6eb0:			; <UNDEFINED> instruction: 0x465a8116
    6eb4:			; <UNDEFINED> instruction: 0x46384659
    6eb8:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ebc:	tst	fp, r0, lsr r1
    6ec0:			; <UNDEFINED> instruction: 0xf7fb4629
    6ec4:	andcc	lr, r1, sl, lsr r9
    6ec8:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    6ecc:			; <UNDEFINED> instruction: 0xf7fb4638
    6ed0:	mcrrne	9, 8, lr, r2, cr2	; <UNPREDICTABLE>
    6ed4:			; <UNDEFINED> instruction: 0x4638d1f4
    6ed8:	svc	0x0036f7fa
    6edc:			; <UNDEFINED> instruction: 0xf0402800
    6ee0:			; <UNDEFINED> instruction: 0x462880fb
    6ee4:	svc	0x0002f7fa
    6ee8:			; <UNDEFINED> instruction: 0xf0402800
    6eec:			; <UNDEFINED> instruction: 0x462880f5
    6ef0:	stmia	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ef4:	mrc	7, 5, APSR_nzcv, cr6, cr10, {7}
    6ef8:			; <UNDEFINED> instruction: 0xf0402800
    6efc:			; <UNDEFINED> instruction: 0x462880f0
    6f00:	stmia	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f04:			; <UNDEFINED> instruction: 0xf0402800
    6f08:			; <UNDEFINED> instruction: 0xf8d980ea
    6f0c:	stmdbge	r2, {r3, r6, sp}
    6f10:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    6f14:	stmib	r1, {r4, r5, r9, sl, lr}^
    6f18:			; <UNDEFINED> instruction: 0xf7fb2300
    6f1c:			; <UNDEFINED> instruction: 0xf8d4e8f0
    6f20:			; <UNDEFINED> instruction: 0xf7fb0404
    6f24:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    6f28:	sbcshi	pc, ip, r0
    6f2c:			; <UNDEFINED> instruction: 0xff5ef7fe
    6f30:			; <UNDEFINED> instruction: 0xf8c42300
    6f34:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    6f38:			; <UNDEFINED> instruction: 0xf7ff4620
    6f3c:	bmi	fe1c61c8 <putsgent@@Base+0xfe1be10c>
    6f40:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    6f44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f48:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    6f4c:			; <UNDEFINED> instruction: 0xf040405a
    6f50:			; <UNDEFINED> instruction: 0x462880f8
    6f54:	sfmmi	f7, 3, [ip, #52]!	; 0x34
    6f58:	svchi	0x00f0e8bd
    6f5c:	streq	pc, [r4], #-2260	; 0xfffff72c
    6f60:	stmdacs	r0, {r0, r8, sl, sp}
    6f64:			; <UNDEFINED> instruction: 0xf7fbd0e8
    6f68:	movwcs	lr, #2200	; 0x898
    6f6c:	strcc	pc, [r4], #-2244	; 0xfffff73c
    6f70:			; <UNDEFINED> instruction: 0xf8d4e7e2
    6f74:	cdpge	4, 3, cr1, cr9, cr12, {0}
    6f78:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    6f7c:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    6f80:	andsne	pc, r0, r8, asr #17
    6f84:	movwcs	lr, #27080	; 0x69c8
    6f88:			; <UNDEFINED> instruction: 0xf0002b00
    6f8c:	ldclmi	0, cr8, [r3, #-724]!	; 0xfffffd2c
    6f90:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6f94:	andcs	r4, r1, #26214400	; 0x1900000
    6f98:			; <UNDEFINED> instruction: 0x4630447d
    6f9c:	strls	r9, [r0, #-1025]	; 0xfffffbff
    6fa0:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fa4:			; <UNDEFINED> instruction: 0xf7fe4630
    6fa8:			; <UNDEFINED> instruction: 0x4641fed3
    6fac:	svccc	0x00004607
    6fb0:	svclt	0x00184630
    6fb4:			; <UNDEFINED> instruction: 0xf7ff2701
    6fb8:			; <UNDEFINED> instruction: 0xf8c4fee7
    6fbc:	stmdacs	r0, {r2, sl}
    6fc0:			; <UNDEFINED> instruction: 0xf8d4d0b9
    6fc4:	ldmdblt	r5!, {r3, r4, sl, ip, lr}^
    6fc8:	stmdavs	r8!, {r0, r2, r5, sp, lr, pc}^
    6fcc:			; <UNDEFINED> instruction: 0xf0002800
    6fd0:			; <UNDEFINED> instruction: 0xf8d480ae
    6fd4:			; <UNDEFINED> instruction: 0xf8d43400
    6fd8:	ldmdbvs	fp, {r2, sl, ip}
    6fdc:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    6fe0:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    6fe4:	stcvc	0, cr13, [fp], #-436	; 0xfffffe4c
    6fe8:	strbtle	r0, [lr], #2011	; 0x7db
    6fec:	stmdacs	r0, {r3, r5, fp, sp, lr}
    6ff0:			; <UNDEFINED> instruction: 0xf8d4d0f6
    6ff4:			; <UNDEFINED> instruction: 0xf8d43400
    6ff8:	ldmibvs	fp, {r2, sl, ip}
    6ffc:	mulcc	r1, r8, r7
    7000:			; <UNDEFINED> instruction: 0xf8d4d006
    7004:	andcs	r1, sl, r4, lsl #8
    7008:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    700c:	mvnle	r3, r1
    7010:	streq	pc, [r4], #-2260	; 0xfffff72c
    7014:			; <UNDEFINED> instruction: 0xf7fa3701
    7018:	tstlt	r0, sl, ror #28
    701c:			; <UNDEFINED> instruction: 0xf8d43701
    7020:			; <UNDEFINED> instruction: 0xf7fb0404
    7024:			; <UNDEFINED> instruction: 0xf7fae828
    7028:	cmnlt	r8, lr, lsl lr
    702c:	streq	pc, [r4], #-2260	; 0xfffff72c
    7030:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7034:			; <UNDEFINED> instruction: 0xf0002800
    7038:	movwcs	r8, #134	; 0x86
    703c:	strcc	pc, [r4], #-2244	; 0xfffff73c
    7040:			; <UNDEFINED> instruction: 0xf7fa4630
    7044:	ldrb	lr, [r6, -ip, asr #29]!
    7048:	streq	pc, [r4], #-2260	; 0xfffff72c
    704c:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7050:	mvnsle	r2, r0, lsl #16
    7054:	streq	pc, [r4], #-2244	; 0xfffff73c
    7058:	mvnsle	r2, r0, lsl #30
    705c:			; <UNDEFINED> instruction: 0x4621ad1e
    7060:	strtmi	r2, [sl], -r3
    7064:	stmia	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7068:	stmdbvs	fp!, {r4, r8, r9, fp, ip, sp, pc}
    706c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    7070:	svcmi	0x0020f5b3
    7074:			; <UNDEFINED> instruction: 0x4639d11c
    7078:			; <UNDEFINED> instruction: 0xf7fb4620
    707c:			; <UNDEFINED> instruction: 0x4607e8b2
    7080:	suble	r2, r7, r0, lsl #16
    7084:			; <UNDEFINED> instruction: 0x46394630
    7088:	svc	0x0040f7fa
    708c:	ldrtmi	r4, [r8], -r5, lsl #12
    7090:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
    7094:			; <UNDEFINED> instruction: 0xf47f2d00
    7098:			; <UNDEFINED> instruction: 0xf7feaf4e
    709c:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    70a0:	svcge	0x0049f47f
    70a4:	andcs	r4, r1, #47104	; 0xb800
    70a8:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    70ac:	smlald	r7, r3, sl, r0
    70b0:			; <UNDEFINED> instruction: 0x46214630
    70b4:	svc	0x002af7fa
    70b8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    70bc:	svcge	0x003bf47f
    70c0:			; <UNDEFINED> instruction: 0xf8d4e7eb
    70c4:	str	r0, [r6, r4, lsl #8]!
    70c8:	streq	pc, [r4], #-2260	; 0xfffff72c
    70cc:	svc	0x00e4f7fa
    70d0:			; <UNDEFINED> instruction: 0xf8c42300
    70d4:	str	r3, [lr, -r4, lsl #8]!
    70d8:			; <UNDEFINED> instruction: 0xf7fa4628
    70dc:			; <UNDEFINED> instruction: 0xf10aefde
    70e0:	ldr	r0, [ip, -r1, lsl #20]
    70e4:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    70e8:			; <UNDEFINED> instruction: 0xf47f2800
    70ec:			; <UNDEFINED> instruction: 0xf1baaf21
    70f0:			; <UNDEFINED> instruction: 0xf43f0f00
    70f4:	ldr	sl, [fp, -ip, asr #30]
    70f8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    70fc:	stm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7100:	stmvs	r3, {r5, r8, ip, sp, pc}
    7104:			; <UNDEFINED> instruction: 0xf8c8ae39
    7108:	smlald	r3, r0, ip, r0
    710c:			; <UNDEFINED> instruction: 0xf8c8ae39
    7110:			; <UNDEFINED> instruction: 0xe73c001c
    7114:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    7118:	mrc	7, 4, APSR_nzcv, cr0, cr10, {7}
    711c:	ldrtmi	r4, [r0], -r1, lsr #12
    7120:	mrc	7, 7, APSR_nzcv, cr4, cr10, {7}
    7124:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    7128:	svcge	0x0005f47f
    712c:	blmi	401008 <putsgent@@Base+0x3f8f4c>
    7130:	addscc	pc, r3, #64, 4
    7134:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    7138:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    713c:			; <UNDEFINED> instruction: 0xf7fb4478
    7140:			; <UNDEFINED> instruction: 0xf7fae87a
    7144:			; <UNDEFINED> instruction: 0xf8c4ee38
    7148:	ldrb	r0, [r9, -r4, lsl #8]!
    714c:	andeq	r2, r1, r8, asr #31
    7150:	andeq	r0, r0, r8, lsl r2
    7154:	andeq	r2, r0, r6, asr r6
    7158:	andeq	r2, r1, r2, ror lr
    715c:	andeq	r2, r0, r8, lsr #10
    7160:	andeq	pc, r1, sl, asr #9
    7164:	andeq	r1, r0, lr, lsl #8
    7168:	andeq	r2, r0, sl, asr #7
    716c:	andeq	r2, r0, r4, lsl r4
    7170:	andeq	r2, r0, sl, lsl #7
    7174:	muleq	r0, r4, r3
    7178:	strmi	r4, [fp], -r8, lsl #20
    717c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    7180:	vst1.8	{d20-d22}, [pc], r4
    7184:			; <UNDEFINED> instruction: 0xf7fa6180
    7188:			; <UNDEFINED> instruction: 0xf894ef3a
    718c:	andcs	r3, r1, r4, lsr #8
    7190:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    7194:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    7198:	svclt	0x0000bd10
    719c:	andeq	r2, r0, lr, lsr #3
    71a0:	strlt	r2, [r8, #-256]	; 0xffffff00
    71a4:	svc	0x0072f7fa
    71a8:			; <UNDEFINED> instruction: 0xf080fab0
    71ac:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    71b0:	strtcc	pc, [r4], #-2192	; 0xfffff770
    71b4:	strle	r0, [r1, #-1883]	; 0xfffff8a5
    71b8:	ldrbmi	r2, [r0, -r1]!
    71bc:	bllt	fedc51c0 <putsgent@@Base+0xfedbd104>
    71c0:	andcs	r4, r5, #48, 18	; 0xc0000
    71c4:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
    71c8:			; <UNDEFINED> instruction: 0xf7fa4605
    71cc:	svcmi	0x002eeff8
    71d0:	bllt	8183d4 <putsgent@@Base+0x810318>
    71d4:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    71d8:	ldrbeq	r4, [sl], r4, lsl #12
    71dc:			; <UNDEFINED> instruction: 0xf013d523
    71e0:	strtmi	r0, [r8], -r4, lsl #30
    71e4:			; <UNDEFINED> instruction: 0xf1a4d118
    71e8:	strcc	r0, [r1], #-270	; 0xfffffef2
    71ec:			; <UNDEFINED> instruction: 0xf181fab1
    71f0:			; <UNDEFINED> instruction: 0xf7ff0949
    71f4:			; <UNDEFINED> instruction: 0x4606fb9b
    71f8:			; <UNDEFINED> instruction: 0xf7fab970
    71fc:			; <UNDEFINED> instruction: 0x4603ee1a
    7200:	bllt	12cf20c <putsgent@@Base+0x12c7150>
    7204:	andsle	r2, lr, pc, lsl #24
    7208:	ldc	7, cr15, [r0, #1000]!	; 0x3e8
    720c:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    7210:			; <UNDEFINED> instruction: 0xf0134628
    7214:	rscle	r0, r6, r4, lsl #30
    7218:	ldrtmi	r2, [r0], -r1, lsl #12
    721c:			; <UNDEFINED> instruction: 0xf895bdf8
    7220:	strcs	r3, [r0], #-1060	; 0xfffffbdc
    7224:	bmi	681198 <putsgent@@Base+0x6790dc>
    7228:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    722c:	ldrbeq	fp, [fp, -lr, ror #2]
    7230:			; <UNDEFINED> instruction: 0x4628d4f2
    7234:			; <UNDEFINED> instruction: 0xf7ff2101
    7238:			; <UNDEFINED> instruction: 0x4606fb79
    723c:	mvnle	r2, r0, lsl #16
    7240:	svc	0x0050f7fa
    7244:	strcs	lr, [r0], -r9, ror #15
    7248:			; <UNDEFINED> instruction: 0xf7fae7e7
    724c:	andcc	lr, r1, r2, ror sp
    7250:			; <UNDEFINED> instruction: 0xf895d00e
    7254:	strb	r3, [sl, r4, lsr #8]!
    7258:	tstcs	r1, sp, lsl #20
    725c:	blmi	399298 <putsgent@@Base+0x3911dc>
    7260:	ldmdapl	ip!, {r1, r3, r4, r5, r6, sl, lr}
    7264:	stmdavs	r3!, {r3, r4, r5, r6, r7, fp, ip, lr}
    7268:			; <UNDEFINED> instruction: 0xf7fa6800
    726c:	ldrb	lr, [r4, sl, lsl #30]
    7270:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    7274:	rscle	r2, r6, r0, lsl #16
    7278:	tstcs	r1, r8, lsl #20
    727c:	blmi	199298 <putsgent@@Base+0x1911dc>
    7280:			; <UNDEFINED> instruction: 0xe7ee447a
    7284:	andeq	r2, r0, r2, lsr r3
    7288:	andeq	r2, r1, r4, ror #23
    728c:	andeq	pc, r1, ip, asr #6
    7290:	andeq	r1, r0, r0, asr r2
    7294:	andeq	r0, r0, r0, lsr #4
    7298:	andeq	r0, r0, r4, lsr #4
    729c:	andeq	r1, r0, r0, lsr r2
    72a0:	svcmi	0x00f0e92d
    72a4:	strmi	fp, [r5], -r3, lsl #1
    72a8:			; <UNDEFINED> instruction: 0xf7fa460c
    72ac:			; <UNDEFINED> instruction: 0xf895ee96
    72b0:	ldreq	r3, [r9, r4, lsr #8]
    72b4:			; <UNDEFINED> instruction: 0xf1004607
    72b8:			; <UNDEFINED> instruction: 0xf03480b5
    72bc:			; <UNDEFINED> instruction: 0xf0400842
    72c0:			; <UNDEFINED> instruction: 0xf02480b1
    72c4:	bcs	7bcc <fchmod@plt+0x598c>
    72c8:	andcs	fp, r1, #12, 30	; 0x30
    72cc:	vhsub.u32	d18, d2, d0
    72d0:			; <UNDEFINED> instruction: 0xf88503c3
    72d4:	andle	r3, r6, r4, lsr #8
    72d8:	smmlseq	sl, fp, r2, fp
    72dc:	movwcs	fp, #57180	; 0xdf5c
    72e0:			; <UNDEFINED> instruction: 0xf1406003
    72e4:			; <UNDEFINED> instruction: 0xf89580a3
    72e8:	strcs	r3, [r0], -r4, lsr #8
    72ec:	tstne	r2, r8, asr #12	; <UNPREDICTABLE>
    72f0:	ldrvs	pc, [r8], #-2245	; 0xfffff73b
    72f4:	movweq	pc, #870	; 0x366	; <UNPREDICTABLE>
    72f8:	ldrvs	pc, [ip], #-2245	; 0xfffff73b
    72fc:	svceq	0x0008f013
    7300:	strtcc	pc, [r4], #-2181	; 0xfffff77b
    7304:	strtvs	pc, [r0], #-2245	; 0xfffff73b
    7308:	svclt	0x00184628
    730c:	tstmi	r9, pc, asr #8	; <UNPREDICTABLE>
    7310:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    7314:			; <UNDEFINED> instruction: 0xf8c5683b
    7318:	cdpne	4, 0, cr6, cr6, cr4, {0}
    731c:	ldrhtvs	fp, [fp], -r8
    7320:	adcshi	pc, r7, r0, asr #5
    7324:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    7328:			; <UNDEFINED> instruction: 0xf100071b
    732c:	ldmdbmi	r1!, {r1, r2, r7, pc}^
    7330:			; <UNDEFINED> instruction: 0x46304479
    7334:	ldcl	7, cr15, [lr], #-1000	; 0xfffffc18
    7338:			; <UNDEFINED> instruction: 0xf8c5683b
    733c:	stmdacs	r0, {r2, sl}
    7340:	addshi	pc, ip, r0
    7344:	mrc	7, 4, APSR_nzcv, cr6, cr10, {7}
    7348:	tstcs	r2, r1, lsl #4
    734c:	mrc	7, 5, APSR_nzcv, cr0, cr10, {7}
    7350:	addpl	pc, r0, pc, asr #8
    7354:	ldc	7, cr15, [r6, #1000]!	; 0x3e8
    7358:	stmdacs	r0, {r1, r7, r9, sl, lr}
    735c:	vst4.16	{d29-d32}, [pc :256], r7
    7360:			; <UNDEFINED> instruction: 0xf04f5680
    7364:			; <UNDEFINED> instruction: 0xf8d50900
    7368:	ldrtmi	r3, [r1], -r0, lsl #8
    736c:	strcs	pc, [r4], #-2261	; 0xfffff72b
    7370:	ldmdbvs	fp, {r4, r6, r9, sl, lr}^
    7374:	strmi	r4, [r2, #1944]	; 0x798
    7378:	adds	sp, fp, sp, lsl r0
    737c:	streq	pc, [r4], #-2261	; 0xfffff72b
    7380:	stcl	7, cr15, [lr, #1000]!	; 0x3e8
    7384:	ldrbmi	r4, [r0], -r3, lsl #12
    7388:	cmnle	r1, r0, lsl #22
    738c:	strpl	pc, [r0], r6, lsl #10
    7390:			; <UNDEFINED> instruction: 0xf7fa4631
    7394:	strmi	lr, [r4], -sl, lsr #26
    7398:	subsle	r2, r4, r0, lsl #16
    739c:	stcl	7, cr15, [ip, #1000]!	; 0x3e8
    73a0:	strcc	pc, [r0], #-2261	; 0xfffff72b
    73a4:	strcs	pc, [r4], #-2261	; 0xfffff72b
    73a8:	ldmdbvs	fp, {r1, r5, r7, r9, sl, lr}^
    73ac:	strtmi	r1, [r0], #-2609	; 0xfffff5cf
    73b0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    73b4:	tstcs	sl, r8, asr #32
    73b8:			; <UNDEFINED> instruction: 0xf7fa4650
    73bc:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    73c0:			; <UNDEFINED> instruction: 0xf880d0dc
    73c4:	ldrbmi	r9, [r0], -r0
    73c8:	stcl	7, cr15, [r8], #1000	; 0x3e8
    73cc:	stmdacs	r0, {r2, r9, sl, lr}
    73d0:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
    73d4:			; <UNDEFINED> instruction: 0xf0133b2b
    73d8:	ldrshtle	r0, [r1], -sp
    73dc:	strcc	pc, [r0], #-2261	; 0xfffff72b
    73e0:			; <UNDEFINED> instruction: 0x479868db
    73e4:			; <UNDEFINED> instruction: 0xf8d5b360
    73e8:	ldmdavs	fp, {sl, ip, sp}
    73ec:	pkhbtmi	r4, r3, r8, lsl #15
    73f0:	rsbsle	r2, r9, r0, lsl #16
    73f4:			; <UNDEFINED> instruction: 0xf7fa2014
    73f8:	stmdacs	r0, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    73fc:			; <UNDEFINED> instruction: 0xf8d5d06c
    7400:			; <UNDEFINED> instruction: 0xf8d5341c
    7404:	cfstrsvc	mvf2, [r1], {24}
    7408:	blmi	41b10 <putsgent@@Base+0x39a54>
    740c:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    7410:	andls	pc, ip, r0, asr #17
    7414:	strvc	r6, [r1], #-131	; 0xffffff7d
    7418:	tstlt	r3, r2, ror #2
    741c:			; <UNDEFINED> instruction: 0xf8c560d8
    7420:			; <UNDEFINED> instruction: 0xe7a0041c
    7424:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7428:	eorsvs	r2, fp, r6, lsl r3
    742c:	andlt	r4, r3, r0, asr #12
    7430:	svchi	0x00f0e8bd
    7434:	ldreq	pc, [r8], #-2245	; 0xfffff73b
    7438:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    743c:			; <UNDEFINED> instruction: 0xe7784479
    7440:	bleq	43584 <putsgent@@Base+0x3b4c8>
    7444:			; <UNDEFINED> instruction: 0x4654e7d6
    7448:			; <UNDEFINED> instruction: 0xf7fa4620
    744c:	strcs	lr, [ip], #-3166	; 0xfffff3a2
    7450:			; <UNDEFINED> instruction: 0x4628603c
    7454:	blx	545458 <putsgent@@Base+0x53d39c>
    7458:	streq	pc, [r4], #-2261	; 0xfffff72b
    745c:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    7460:	strbmi	r2, [r0], -r0, lsl #6
    7464:	strcc	pc, [r4], #-2245	; 0xfffff73b
    7468:	andlt	r6, r3, ip, lsr r0
    746c:	svchi	0x00f0e8bd
    7470:			; <UNDEFINED> instruction: 0xf7fa210a
    7474:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    7478:	str	sp, [r2, r5, lsr #1]!
    747c:	movwls	r4, #5680	; 0x1630
    7480:	mrc	7, 5, APSR_nzcv, cr4, cr10, {7}
    7484:	streq	pc, [r4], #-2261	; 0xfffff72b
    7488:	eorsvs	r9, fp, r1, lsl #22
    748c:			; <UNDEFINED> instruction: 0xf47f2800
    7490:			; <UNDEFINED> instruction: 0xf1a3af59
    7494:	blx	fecc80a4 <putsgent@@Base+0xfecbffe8>
    7498:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    749c:	orrsne	lr, r4, #77824	; 0x13000
    74a0:			; <UNDEFINED> instruction: 0xf895d0c4
    74a4:			; <UNDEFINED> instruction: 0xf04f3424
    74a8:			; <UNDEFINED> instruction: 0xf0430801
    74ac:			; <UNDEFINED> instruction: 0xf8850302
    74b0:	ldr	r3, [fp, r4, lsr #8]!
    74b4:			; <UNDEFINED> instruction: 0xf7fa4650
    74b8:			; <UNDEFINED> instruction: 0xf8d5ec28
    74bc:			; <UNDEFINED> instruction: 0xf7fa0404
    74c0:	ldmdblt	r8!, {r2, r6, sl, fp, sp, lr, pc}
    74c4:	strcc	pc, [r0], #-2261	; 0xfffff72b
    74c8:	blcs	21c3c <putsgent@@Base+0x19b80>
    74cc:	ldrmi	sp, [r8, r9, ror #1]
    74d0:	mvnle	r2, r0, lsl #16
    74d4:			; <UNDEFINED> instruction: 0xe7bc683c
    74d8:	svceq	0x0000f1bb
    74dc:			; <UNDEFINED> instruction: 0xf8d5d004
    74e0:	ldrbmi	r3, [r8], -r0, lsl #8
    74e4:			; <UNDEFINED> instruction: 0x4798685b
    74e8:	ldrbmi	r4, [r4], -r0, lsr #12
    74ec:	stc	7, cr15, [ip], {250}	; 0xfa
    74f0:	svclt	0x0000e7aa
    74f4:	ldrdeq	r2, [r0], -r0
    74f8:	andeq	r1, r0, r0, ror r2
    74fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    7500:			; <UNDEFINED> instruction: 0xf8d04606
    7504:	pkhbtmi	r5, r9, r8, lsl #8
    7508:	strtmi	r2, [ip], -r0
    750c:	subsle	r2, r4, r0, lsl #26
    7510:			; <UNDEFINED> instruction: 0xb1226822
    7514:	bcc	ae5564 <putsgent@@Base+0xadd4a8>
    7518:	svceq	0x00fdf012
    751c:	stmiavs	r4!, {r0, r1, ip, lr, pc}^
    7520:	stccs	0, cr3, [r0], {1}
    7524:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7528:	addeq	sp, r0, r7, asr #18
    752c:	stcl	7, cr15, [sl], {250}	; 0xfa
    7530:	stmdacs	r0, {r7, r9, sl, lr}
    7534:	adcmi	sp, ip, #96	; 0x60
    7538:	strmi	sp, [r2], -r7, asr #32
    753c:	andsvs	r2, r5, r0, lsl #2
    7540:	stmiavs	sp!, {r1, r4, r7, r9, sl, lr}^
    7544:	andcc	r4, r4, #15728640	; 0xf00000
    7548:	adcmi	r3, ip, #1073741824	; 0x40000000
    754c:			; <UNDEFINED> instruction: 0x464bd1f7
    7550:	strbmi	r2, [r0], -r4, lsl #4
    7554:	ldcl	7, cr15, [ip, #1000]!	; 0x3e8
    7558:	ldrdcs	pc, [r0], -r8
    755c:	orrmi	pc, r0, #-1073741823	; 0xc0000001
    7560:			; <UNDEFINED> instruction: 0xf8c63b01
    7564:	cmplt	ip, #24, 8	; 0x18000000
    7568:	addsvs	r2, r1, r0, lsl #2
    756c:	ldrdne	pc, [r4], -r8
    7570:	sbcsvs	r2, r1, r1, lsl #30
    7574:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7578:	ldrdcc	pc, [r0], -sl
    757c:			; <UNDEFINED> instruction: 0xf8da609a
    7580:	sbcsvs	r3, ip, r0
    7584:			; <UNDEFINED> instruction: 0xf1a8d90d
    7588:	strbmi	r0, [r3], -r4, lsl #4
    758c:	streq	lr, [r7, r2, lsl #22]
    7590:	andne	lr, r0, #3457024	; 0x34c000
    7594:			; <UNDEFINED> instruction: 0xf8536091
    7598:	addsmi	r2, pc, #4, 30
    759c:	sbcsvs	r6, r1, r9, asr r8
    75a0:			; <UNDEFINED> instruction: 0x4640d1f6
    75a4:	bl	fec45594 <putsgent@@Base+0xfec3d4d8>
    75a8:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    75ac:			; <UNDEFINED> instruction: 0xf0432000
    75b0:			; <UNDEFINED> instruction: 0xf8860301
    75b4:	pop	{r2, r5, sl, ip, sp}
    75b8:	strdcs	r8, [r0], -r0
    75bc:			; <UNDEFINED> instruction: 0x87f0e8bd
    75c0:	ldrdne	pc, [r0], -sl
    75c4:	ldrne	pc, [ip], #-2246	; 0xfffff73a
    75c8:	strbmi	lr, [fp], -lr, asr #15
    75cc:	tstcs	r0, r4, lsl #4
    75d0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    75d4:	ldc	7, cr15, [ip, #1000]!	; 0x3e8
    75d8:	ldrdcc	pc, [r0], -r8
    75dc:			; <UNDEFINED> instruction: 0xf8c62200
    75e0:	addsvs	r3, sl, r8, lsl r4
    75e4:	ldrdcs	pc, [r4], -r8
    75e8:	ldmdb	r8, {r1, r3, r4, r6, r7, sp, lr}^
    75ec:	addsvs	r2, sl, r2, lsl #6
    75f0:	stccc	8, cr15, [r4], {88}	; 0x58
    75f4:			; <UNDEFINED> instruction: 0xe7c660dc
    75f8:	rscscc	pc, pc, pc, asr #32
    75fc:	svclt	0x0000e7db
    7600:	rsble	r2, r0, r0, lsl #16
    7604:	mvnsmi	lr, #737280	; 0xb4000
    7608:			; <UNDEFINED> instruction: 0xf8d04681
    760c:	cfmvdlrcs	mvd0, r6
    7610:			; <UNDEFINED> instruction: 0xf8d1d035
    7614:	pkhbtmi	r7, r8, r8, lsl #8
    7618:	strcs	fp, [r0], -pc, asr #6
    761c:			; <UNDEFINED> instruction: 0xb1a86878
    7620:	strcc	pc, [r0], #-2264	; 0xfffff728
    7624:			; <UNDEFINED> instruction: 0x4798689b
    7628:	ldrmi	pc, [r8], #-2265	; 0xfffff727
    762c:	cmnlt	ip, r5, lsl #12
    7630:	cmplt	r0, r0, ror #16
    7634:	strcc	pc, [r0], #-2265	; 0xfffff727
    7638:			; <UNDEFINED> instruction: 0x4798689b
    763c:	strtmi	r4, [r8], -r1, lsl #12
    7640:	bl	7c5630 <putsgent@@Base+0x7bd574>
    7644:	stmiavs	r4!, {r4, r5, r6, r7, r8, ip, sp, pc}^
    7648:	mvnsle	r2, r0, lsl #24
    764c:	svccs	0x000068ff
    7650:			; <UNDEFINED> instruction: 0xf8d9d1e4
    7654:	stmdblt	lr, {r3, r4, sl, ip, sp}
    7658:			; <UNDEFINED> instruction: 0x4616e037
    765c:	strdlt	r6, [r3, -r2]
    7660:	smlalsvs	r6, r3, lr, r0
    7664:	bcs	18f38 <putsgent@@Base+0x10e7c>
    7668:			; <UNDEFINED> instruction: 0xf8c9d1f7
    766c:	movwcs	r6, #1048	; 0x418
    7670:			; <UNDEFINED> instruction: 0xf89960b3
    7674:			; <UNDEFINED> instruction: 0xf0433424
    7678:			; <UNDEFINED> instruction: 0xf8890301
    767c:	andcs	r3, r0, r4, lsr #8
    7680:	mvnshi	lr, #12386304	; 0xbd0000
    7684:	strtcs	pc, [r0], #-2265	; 0xfffff727
    7688:	adcmi	r6, r2, #14876672	; 0xe30000
    768c:	stmiavs	r2!, {r3, r4, ip, lr, pc}
    7690:	sbcsvs	fp, r3, sl, ror r1
    7694:	orrlt	r6, r3, r3, ror #17
    7698:			; <UNDEFINED> instruction: 0xf899609a
    769c:			; <UNDEFINED> instruction: 0xf0433424
    76a0:			; <UNDEFINED> instruction: 0xf8890301
    76a4:	rscvs	r3, r6, r4, lsr #8
    76a8:	ldmvs	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    76ac:			; <UNDEFINED> instruction: 0xd1b52f00
    76b0:			; <UNDEFINED> instruction: 0xf8c9e7cf
    76b4:	blcs	1471c <putsgent@@Base+0xc660>
    76b8:			; <UNDEFINED> instruction: 0xf8c9d1ee
    76bc:			; <UNDEFINED> instruction: 0xe7ec241c
    76c0:	strtcc	pc, [r0], #-2249	; 0xfffff737
    76c4:	andcs	lr, r0, r3, ror #15
    76c8:			; <UNDEFINED> instruction: 0x461e4770
    76cc:	svclt	0x0000e7cf
    76d0:	strtcc	pc, [r4], #-2192	; 0xfffff770
    76d4:	vorr.i32	d27, #11534336	; 0x00b00000
    76d8:	ldreq	r0, [fp, r0, asr #8]
    76dc:	pop	{r0, r1, r8, sl, ip, lr, pc}
    76e0:			; <UNDEFINED> instruction: 0xf7ff4010
    76e4:			; <UNDEFINED> instruction: 0xf7fabb81
    76e8:	tstcs	r6, #120, 24	; 0x7800
    76ec:	strtmi	r6, [r0], -r3
    76f0:	svclt	0x0000bd10
    76f4:	blmi	bd9fb4 <putsgent@@Base+0xbd1ef8>
    76f8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    76fc:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    7700:			; <UNDEFINED> instruction: 0x460458d3
    7704:			; <UNDEFINED> instruction: 0xf8cd681b
    7708:			; <UNDEFINED> instruction: 0xf04f3414
    770c:			; <UNDEFINED> instruction: 0xf8900300
    7710:	ldreq	r3, [r9, r4, lsr #8]
    7714:	ldrbeq	sp, [fp, -lr, lsl #8]
    7718:	andcs	sp, r0, r6, lsr #8
    771c:	blmi	959fbc <putsgent@@Base+0x951f00>
    7720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7724:			; <UNDEFINED> instruction: 0xf8dd681a
    7728:	subsmi	r3, sl, r4, lsl r4
    772c:	vand	d13, d13, d29
    7730:	ldclt	13, cr4, [r0, #-112]!	; 0xffffff90
    7734:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    7738:	strtcc	pc, [r4], #-2176	; 0xfffff780
    773c:			; <UNDEFINED> instruction: 0xffc8f7ff
    7740:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    7744:	mvnle	r2, r0, lsl #16
    7748:	strble	r0, [r6, #1882]!	; 0x75a
    774c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    7750:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    7754:	stmdacc	r1, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    7758:	andls	r6, r3, r8, asr r0
    775c:	bicsle	r2, ip, r0, lsl #16
    7760:			; <UNDEFINED> instruction: 0xf8acf7ff
    7764:	ldrb	r9, [r9, r3, lsl #16]
    7768:	strtne	pc, [r4], #-2196	; 0xfffff76c
    776c:	bmi	532b88 <putsgent@@Base+0x52aacc>
    7770:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7774:	orreq	pc, r2, pc, ror #6
    7778:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    777c:	andls	r4, r0, #40, 12	; 0x2800000
    7780:			; <UNDEFINED> instruction: 0xf8842201
    7784:	ldrmi	r1, [r9], -r4, lsr #8
    7788:	stcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    778c:			; <UNDEFINED> instruction: 0xf7fa4628
    7790:	bmi	342430 <putsgent@@Base+0x33a374>
    7794:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7798:	vstrle	d2, [r4, #-0]
    779c:	subsvs	r3, r3, r1, lsl #22
    77a0:			; <UNDEFINED> instruction: 0xf7ffb90b
    77a4:	andcs	pc, r1, fp, lsl #17
    77a8:			; <UNDEFINED> instruction: 0xf7fae7b8
    77ac:	svclt	0x0000eb04
    77b0:			; <UNDEFINED> instruction: 0x000126bc
    77b4:	andeq	r0, r0, r8, lsl r2
    77b8:	muleq	r1, r4, r6
    77bc:	andeq	lr, r1, r6, lsr #28
    77c0:	andeq	r1, r0, r6, ror #24
    77c4:	andeq	lr, r1, r0, ror #27
    77c8:	svcmi	0x00f0e92d
    77cc:			; <UNDEFINED> instruction: 0xf8904604
    77d0:	addlt	r0, r5, r4, lsr #8
    77d4:			; <UNDEFINED> instruction: 0x919cf8df
    77d8:	ldrbtmi	r0, [r9], #1923	; 0x783
    77dc:			; <UNDEFINED> instruction: 0xf010d54f
    77e0:	cmple	ip, r8, lsl #12
    77e4:	strcc	pc, [r0], #-2260	; 0xfffff72c
    77e8:	strmi	r4, [pc], -r8, lsl #12
    77ec:			; <UNDEFINED> instruction: 0x4798681b
    77f0:	stmdacs	r0, {r7, r9, sl, lr}
    77f4:	addhi	pc, r3, r0
    77f8:	strcc	pc, [r0], #-2260	; 0xfffff72c
    77fc:			; <UNDEFINED> instruction: 0xf5044638
    7800:	ldmvs	fp, {r7, r9, fp, sp, lr}
    7804:			; <UNDEFINED> instruction: 0xf8d44798
    7808:			; <UNDEFINED> instruction: 0x46021418
    780c:	subsle	r2, r4, r0, lsl #18
    7810:			; <UNDEFINED> instruction: 0xf7ff4650
    7814:			; <UNDEFINED> instruction: 0x4605f873
    7818:	suble	r2, lr, r0, lsl #16
    781c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7820:			; <UNDEFINED> instruction: 0xf8d54638
    7824:	ldmvs	fp, {r2, r3, ip, sp, pc}
    7828:			; <UNDEFINED> instruction: 0x46024798
    782c:	svceq	0x0000f1bb
    7830:	ldrbmi	sp, [r9], -lr, lsr #32
    7834:			; <UNDEFINED> instruction: 0xf7ff4650
    7838:	movtlt	pc, #34913	; 0x8861	; <UNPREDICTABLE>
    783c:	andcs	r4, r5, #79872	; 0x13800
    7840:	ldrtmi	r4, [r0], -lr, asr #18
    7844:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7848:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    784c:	b	fe6c583c <putsgent@@Base+0xfe6bd780>
    7850:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7854:			; <UNDEFINED> instruction: 0x4602689b
    7858:	andls	r4, r3, #56, 12	; 0x3800000
    785c:	bls	d96c4 <putsgent@@Base+0xd1608>
    7860:	strls	r2, [r0], #-257	; 0xfffffeff
    7864:	strtmi	r4, [r8], -r3, lsl #12
    7868:	stc	7, cr15, [sl], {250}	; 0xfa
    786c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7870:	ldmdavs	fp, {r6, r9, sl, lr}^
    7874:			; <UNDEFINED> instruction: 0x46304798
    7878:	pop	{r0, r2, ip, sp, pc}
    787c:			; <UNDEFINED> instruction: 0xf7fa8ff0
    7880:	andscs	lr, r6, #172, 22	; 0x2b000
    7884:	andcs	r4, r0, r3, lsl #12
    7888:	andlt	r6, r5, sl, lsl r0
    788c:	svchi	0x00f0e8bd
    7890:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7894:	ldmdavs	fp, {r3, r5, r6, fp, sp, lr}^
    7898:	stcvc	7, cr4, [sl], #-608	; 0xfffffda0
    789c:	andhi	pc, r4, r5, asr #17
    78a0:			; <UNDEFINED> instruction: 0xf8942001
    78a4:	movwmi	r3, #9252	; 0x2424
    78a8:	movwmi	r7, #13354	; 0x342a
    78ac:	strtpl	pc, [r0], #-2244	; 0xfffff73c
    78b0:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    78b4:	pop	{r0, r2, ip, sp, pc}
    78b8:			; <UNDEFINED> instruction: 0x20148ff0
    78bc:	bl	c58ac <putsgent@@Base+0xbd7f0>
    78c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    78c4:			; <UNDEFINED> instruction: 0xf8d4d04a
    78c8:	andcs	r5, r0, #24, 8	; 0x18000000
    78cc:			; <UNDEFINED> instruction: 0xf8c07c03
    78d0:			; <UNDEFINED> instruction: 0xf0438004
    78d4:	andvs	r0, r2, r1, lsl #6
    78d8:	ldmdblt	sp, {r0, r1, sl, ip, sp, lr}^
    78dc:			; <UNDEFINED> instruction: 0xf8d4e035
    78e0:	ldmvs	fp, {sl, ip, sp}
    78e4:	stmdavc	r3, {r3, r4, r7, r8, r9, sl, lr}
    78e8:			; <UNDEFINED> instruction: 0xf0133b2b
    78ec:	strdle	r0, [sp], -sp
    78f0:	orrslt	r6, sp, sp, ror #17
    78f4:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    78f8:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    78fc:			; <UNDEFINED> instruction: 0xf7fae7f3
    7900:	andcs	lr, ip, #108, 22	; 0x1b000
    7904:	strbmi	r4, [r0], -r3, lsl #12
    7908:			; <UNDEFINED> instruction: 0xe7be601a
    790c:	stmib	r6, {r0, r1, r3, r5, r7, fp, sp, lr}^
    7910:	stmiavs	fp!, {r1, r8, sl, ip, sp}
    7914:	ldrhvs	fp, [lr], #19
    7918:	and	r6, sl, lr, lsr #1
    791c:	ldrcc	pc, [ip], #-2260	; 0xfffff72c
    7920:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
    7924:	strcc	lr, [r2, #-2502]	; 0xfffff63a
    7928:			; <UNDEFINED> instruction: 0xb103b19a
    792c:			; <UNDEFINED> instruction: 0xf8c460de
    7930:			; <UNDEFINED> instruction: 0xf894641c
    7934:	andcs	r3, r1, r4, lsr #8
    7938:			; <UNDEFINED> instruction: 0xf8844303
    793c:	andlt	r3, r5, r4, lsr #8
    7940:	svchi	0x00f0e8bd
    7944:	ldrvs	pc, [r8], #-2244	; 0xfffff73c
    7948:			; <UNDEFINED> instruction: 0xf8d4e7e6
    794c:	stmib	r0, {r2, r3, r4, sl, ip, sp}^
    7950:			; <UNDEFINED> instruction: 0xf8c43502
    7954:	blcs	209bc <putsgent@@Base+0x18900>
    7958:	strb	sp, [r8, r8, ror #3]!
    795c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7960:	ldmdavs	fp, {r6, r9, sl, lr}^
    7964:			; <UNDEFINED> instruction: 0xf7fa4798
    7968:	andcs	lr, ip, #56, 22	; 0xe000
    796c:	ldrtmi	r4, [r0], -r3, lsl #12
    7970:	usada8	sl, sl, r0, r6
    7974:	ldrdeq	r2, [r1], -sl
    7978:	andeq	r0, r0, r4, lsr #4
    797c:			; <UNDEFINED> instruction: 0x00001cbc
    7980:			; <UNDEFINED> instruction: 0xf890b5f8
    7984:	ldreq	r3, [sl, r4, lsr #8]
    7988:			; <UNDEFINED> instruction: 0xf013d527
    798c:			; <UNDEFINED> instruction: 0xd1240708
    7990:	strcc	pc, [r0], #-2256	; 0xfffff730
    7994:	strmi	r4, [r8], -r4, lsl #12
    7998:			; <UNDEFINED> instruction: 0x4798681b
    799c:	teqlt	r0, #5242880	; 0x500000
    79a0:			; <UNDEFINED> instruction: 0xf7fa2014
    79a4:			; <UNDEFINED> instruction: 0x4606ea90
    79a8:			; <UNDEFINED> instruction: 0xf8d4b340
    79ac:			; <UNDEFINED> instruction: 0xf8d4241c
    79b0:	cfstrsvc	mvf1, [r3], {24}
    79b4:			; <UNDEFINED> instruction: 0xf0436045
    79b8:	andvs	r0, r7, r1, lsl #6
    79bc:	addvs	r6, r2, r7, asr #1
    79c0:	orrlt	r7, r9, r3, lsl #8
    79c4:	sbcsvs	fp, r6, r2, lsl #2
    79c8:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    79cc:			; <UNDEFINED> instruction: 0xf8c42001
    79d0:	movwmi	r6, #13340	; 0x341c
    79d4:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    79d8:			; <UNDEFINED> instruction: 0xf7fabdf8
    79dc:	andscs	lr, r6, #1040384	; 0xfe000
    79e0:	andcs	r4, r0, r3, lsl #12
    79e4:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    79e8:	ldreq	pc, [r8], #-2244	; 0xfffff73c
    79ec:			; <UNDEFINED> instruction: 0xf7fae7ea
    79f0:	andcs	lr, ip, #244, 20	; 0xf4000
    79f4:	strtmi	r4, [r8], -r3, lsl #12
    79f8:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    79fc:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7a00:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
    7a04:			; <UNDEFINED> instruction: 0xf7fa4798
    7a08:	andcs	lr, ip, #232, 20	; 0xe8000
    7a0c:	ldrtmi	r4, [r0], -r3, lsl #12
    7a10:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    7a14:	strtcs	pc, [r0], #-2256	; 0xfffff730
    7a18:	addmi	r6, sl, #13303808	; 0xcb0000
    7a1c:	svclt	0x0008688a
    7a20:	strtcc	pc, [r0], #-2240	; 0xfffff740
    7a24:	sbcsvs	fp, r3, r2, asr r1
    7a28:	cmplt	fp, fp, asr #17
    7a2c:			; <UNDEFINED> instruction: 0xf890609a
    7a30:			; <UNDEFINED> instruction: 0xf0433424
    7a34:			; <UNDEFINED> instruction: 0xf8800301
    7a38:	ldrbmi	r3, [r0, -r4, lsr #8]!
    7a3c:	ldrcc	pc, [r8], #-2240	; 0xfffff740
    7a40:	mvnsle	r2, r0, lsl #22
    7a44:	strtcc	pc, [r4], #-2192	; 0xfffff770
    7a48:	ldrcs	pc, [ip], #-2240	; 0xfffff740
    7a4c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7a50:	strtcc	pc, [r4], #-2176	; 0xfffff780
    7a54:	svclt	0x00004770
    7a58:	strtcs	pc, [r4], #-2192	; 0xfffff770
    7a5c:	mvnsmi	lr, #737280	; 0xb4000
    7a60:			; <UNDEFINED> instruction: 0xf8df0793
    7a64:	addlt	r8, r3, r0, ror #1
    7a68:	ldrle	r4, [ip, #-1272]!	; 0xfffffb08
    7a6c:	streq	pc, [r8, #-18]	; 0xffffffee
    7a70:			; <UNDEFINED> instruction: 0x460fd139
    7a74:	ldrne	pc, [r8], #-2256	; 0xfffff730
    7a78:	stmibvs	r0, {r8, sl, ip, sp, lr, pc}
    7a7c:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    7a80:			; <UNDEFINED> instruction: 0x463ad052
    7a84:			; <UNDEFINED> instruction: 0xf7fe4648
    7a88:			; <UNDEFINED> instruction: 0x4604ff39
    7a8c:	suble	r2, fp, r0, lsl #16
    7a90:	smlawtlt	r9, r1, r8, r6
    7a94:	ldrtmi	r4, [sl], -r8, asr #12
    7a98:			; <UNDEFINED> instruction: 0xff30f7fe
    7a9c:	stmiavs	r1!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    7aa0:	strtcc	pc, [r0], #-2262	; 0xfffff72a
    7aa4:	stmiavs	r3!, {r2, r3, r4, r7, r9, lr}
    7aa8:			; <UNDEFINED> instruction: 0xf8c6bf08
    7aac:	blcs	cb34 <putsgent@@Base+0x4a78>
    7ab0:	sbcsvs	sp, r9, r7, lsr r0
    7ab4:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    7ab8:	addvs	sp, fp, pc, lsr r0
    7abc:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    7ac0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7ac4:	strtcc	pc, [r4], #-2182	; 0xfffff77a
    7ac8:	tstlt	r8, r0, lsr #16
    7acc:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ad0:	stmdacs	r0, {r5, r6, fp, sp, lr}
    7ad4:			; <UNDEFINED> instruction: 0xf8d6d034
    7ad8:	ldmdavs	fp, {sl, ip, sp}^
    7adc:	mulcs	r1, r8, r7
    7ae0:	pop	{r0, r1, ip, sp, pc}
    7ae4:			; <UNDEFINED> instruction: 0xf7fa83f0
    7ae8:	andscs	lr, r6, #120, 20	; 0x78000
    7aec:	andcs	r4, r0, r3, lsl #12
    7af0:	andlt	r6, r3, sl, lsl r0
    7af4:	mvnshi	lr, #12386304	; 0xbd0000
    7af8:	andcs	r4, r5, #19456	; 0x4c00
    7afc:			; <UNDEFINED> instruction: 0x46284913
    7b00:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7b04:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7b08:	ldmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b0c:	tstcs	r1, fp, lsr r6
    7b10:	strmi	r9, [r2], -r0, lsl #12
    7b14:			; <UNDEFINED> instruction: 0xf7fa4620
    7b18:			; <UNDEFINED> instruction: 0x4628eab4
    7b1c:	pop	{r0, r1, ip, sp, pc}
    7b20:			; <UNDEFINED> instruction: 0xf8c683f0
    7b24:	bfi	r1, r8, (invalid: 8:6)
    7b28:	b	15c5b18 <putsgent@@Base+0x15bda5c>
    7b2c:	strmi	r2, [r3], -r2, lsl #4
    7b30:	andsvs	r2, sl, r0
    7b34:	pop	{r0, r1, ip, sp, pc}
    7b38:			; <UNDEFINED> instruction: 0xf8c683f0
    7b3c:			; <UNDEFINED> instruction: 0xe7bd341c
    7b40:	ldrb	r2, [r6, r1]
    7b44:	andeq	r2, r1, ip, asr #6
    7b48:	andeq	r0, r0, r4, lsr #4
    7b4c:	andeq	r1, r0, r0, lsl #20
    7b50:			; <UNDEFINED> instruction: 0xf890b538
    7b54:	vraddhn.i16	d19, <illegal reg q1.5>, q10
    7b58:	ldreq	r0, [fp, r0, asr #10]
    7b5c:	strmi	sp, [sl], -lr, lsl #10
    7b60:	ldrne	pc, [r8], #-2256	; 0xfffff730
    7b64:			; <UNDEFINED> instruction: 0xf5004604
    7b68:	cmnlt	r1, r0, lsl #1
    7b6c:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    7b70:	cmplt	r0, r3, lsl #12
    7b74:			; <UNDEFINED> instruction: 0xf8c46840
    7b78:	cfldrslt	mvf3, [r8, #-128]!	; 0xffffff80
    7b7c:	b	b45b6c <putsgent@@Base+0xb3dab0>
    7b80:			; <UNDEFINED> instruction: 0x46032216
    7b84:	andsvs	r4, sl, r8, lsr #12
    7b88:			; <UNDEFINED> instruction: 0xf7fabd38
    7b8c:	andcs	lr, r2, #155648	; 0x26000
    7b90:	andcs	r4, r0, r3, lsl #12
    7b94:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    7b98:	strtcs	pc, [r4], #-2192	; 0xfffff770
    7b9c:			; <UNDEFINED> instruction: 0x0793b510
    7ba0:	strbeq	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    7ba4:	strmi	sp, [r3], -r5, lsl #10
    7ba8:	andcs	r2, r1, r0, lsl #4
    7bac:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    7bb0:			; <UNDEFINED> instruction: 0xf7fabd10
    7bb4:	andscs	lr, r6, #73728	; 0x12000
    7bb8:	strtmi	r4, [r0], -r3, lsl #12
    7bbc:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    7bc0:	strtcc	pc, [r4], #-2192	; 0xfffff770
    7bc4:	vorr.i32	d27, #11534336	; 0x00b00000
    7bc8:	ldreq	r0, [fp, r0, asr #8]
    7bcc:			; <UNDEFINED> instruction: 0xf8d0d510
    7bd0:	ldmdblt	r3, {r5, sl, ip, sp}
    7bd4:	ldmdavs	ip, {r0, r3, sp, lr, pc}^
    7bd8:	ldmvs	fp, {r2, r3, r5, r8, fp, ip, sp, pc}^
    7bdc:	strtcc	pc, [r0], #-2240	; 0xfffff740
    7be0:	mvnsle	r2, r0, lsl #22
    7be4:	strtmi	r2, [r0], -r0, lsl #8
    7be8:			; <UNDEFINED> instruction: 0xf8d0bd10
    7bec:			; <UNDEFINED> instruction: 0xe7f53418
    7bf0:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bf4:	andvs	r2, r3, r6, lsl r3
    7bf8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7bfc:	mvnsmi	lr, sp, lsr #18
    7c00:	strmi	r1, [r0], sp, lsl #28
    7c04:			; <UNDEFINED> instruction: 0x4616dd1b
    7c08:	strcs	r4, [r0, -r4, lsl #12]
    7c0c:	ldrtmi	r4, [r2], -r9, lsr #12
    7c10:			; <UNDEFINED> instruction: 0xf7fa4620
    7c14:			; <UNDEFINED> instruction: 0x215ce894
    7c18:	smlabble	ip, r4, r2, r4
    7c1c:	b	1a45c0c <putsgent@@Base+0x1a3db50>
    7c20:	blne	b4e838 <putsgent@@Base+0xb4677c>
    7c24:	stmdavc	r3, {r3, r4, r6, r8, ip, sp, pc}^
    7c28:	blcs	299440 <putsgent@@Base+0x291384>
    7c2c:	stfcsd	f5, [r0, #-28]	; 0xffffffe4
    7c30:	andvc	sp, r7, r5, lsl #26
    7c34:	strbmi	lr, [r4, #-2026]	; 0xfffff816
    7c38:			; <UNDEFINED> instruction: 0xf04fbf08
    7c3c:	strbmi	r0, [r0], -r0, lsl #16
    7c40:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7c44:			; <UNDEFINED> instruction: 0x4604b538
    7c48:	cmplt	r0, r0, lsl #16
    7c4c:	and	r4, r2, sp, lsl #12
    7c50:	svceq	0x0001f814
    7c54:	strtmi	fp, [r9], -r8, lsr #2
    7c58:	b	1bc5c48 <putsgent@@Base+0x1bbdb8c>
    7c5c:	mvnsle	r1, r3, asr #24
    7c60:	andcs	fp, r0, r8, lsr sp
    7c64:	svclt	0x0000bd38
    7c68:	blmi	71a4dc <putsgent@@Base+0x712420>
    7c6c:	push	{r1, r3, r4, r5, r6, sl, lr}
    7c70:	strdlt	r4, [r3], r0
    7c74:			; <UNDEFINED> instruction: 0x460458d3
    7c78:			; <UNDEFINED> instruction: 0xf04f4688
    7c7c:	ldmdavs	fp, {r8, fp}
    7c80:			; <UNDEFINED> instruction: 0xf04f9301
    7c84:			; <UNDEFINED> instruction: 0xf7fa0300
    7c88:	andcs	lr, sl, #168, 18	; 0x2a0000
    7c8c:	strmi	r4, [r5], -r9, ror #12
    7c90:			; <UNDEFINED> instruction: 0xf8c54620
    7c94:			; <UNDEFINED> instruction: 0xf7fa9000
    7c98:	stmdavc	r3!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    7c9c:	blls	34230 <putsgent@@Base+0x2c174>
    7ca0:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    7ca4:	bcs	8a1d54 <putsgent@@Base+0x899c98>
    7ca8:	addsmi	sp, r9, #6
    7cac:	addmi	fp, r0, #2, 30
    7cb0:	andeq	pc, r0, r8, asr #17
    7cb4:	andle	r2, r0, r1
    7cb8:	bmi	259520 <putsgent@@Base+0x251464>
    7cbc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7cc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7cc4:	subsmi	r9, sl, r1, lsl #22
    7cc8:	andlt	sp, r3, r4, lsl #2
    7ccc:	mvnshi	lr, #12386304	; 0xbd0000
    7cd0:	ldrb	r4, [r2, r8, asr #12]!
    7cd4:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cd8:	andeq	r2, r1, r8, asr #2
    7cdc:	andeq	r0, r0, r8, lsl r2
    7ce0:	strdeq	r2, [r1], -r6
    7ce4:	blmi	79a560 <putsgent@@Base+0x7924a4>
    7ce8:	push	{r1, r3, r4, r5, r6, sl, lr}
    7cec:	strdlt	r4, [r3], r0
    7cf0:			; <UNDEFINED> instruction: 0x460458d3
    7cf4:			; <UNDEFINED> instruction: 0xf04f4688
    7cf8:	ldmdavs	fp, {r8, fp}
    7cfc:			; <UNDEFINED> instruction: 0xf04f9301
    7d00:			; <UNDEFINED> instruction: 0xf7fa0300
    7d04:	andcs	lr, sl, #1736704	; 0x1a8000
    7d08:	strmi	r4, [r5], -r9, ror #12
    7d0c:			; <UNDEFINED> instruction: 0xf8c54620
    7d10:			; <UNDEFINED> instruction: 0xf7fa9000
    7d14:	stmdavc	r3!, {r2, r3, r5, r7, fp, sp, lr, pc}
    7d18:	blls	3430c <putsgent@@Base+0x2c250>
    7d1c:	stmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    7d20:	bcs	8a1dd0 <putsgent@@Base+0x899d14>
    7d24:	strmi	sp, [pc], -r9
    7d28:	adcsmi	r1, r9, #50593792	; 0x3040000
    7d2c:	svclt	0x00024606
    7d30:			; <UNDEFINED> instruction: 0xf8c842b0
    7d34:	andcs	r0, r1, r0
    7d38:	ldrmi	sp, [r8], -r0
    7d3c:	blmi	21a568 <putsgent@@Base+0x2124ac>
    7d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d44:	blls	61db4 <putsgent@@Base+0x59cf8>
    7d48:	qaddle	r4, sl, r4
    7d4c:	pop	{r0, r1, ip, sp, pc}
    7d50:			; <UNDEFINED> instruction: 0x464883f0
    7d54:			; <UNDEFINED> instruction: 0xf7fae7f2
    7d58:	svclt	0x0000e82e
    7d5c:	andeq	r2, r1, ip, asr #1
    7d60:	andeq	r0, r0, r8, lsl r2
    7d64:	andeq	r2, r1, r4, ror r0
    7d68:	blmi	71a5dc <putsgent@@Base+0x712520>
    7d6c:	push	{r1, r3, r4, r5, r6, sl, lr}
    7d70:	strdlt	r4, [r3], r0
    7d74:			; <UNDEFINED> instruction: 0x460458d3
    7d78:			; <UNDEFINED> instruction: 0xf04f4688
    7d7c:	ldmdavs	fp, {r8, fp}
    7d80:			; <UNDEFINED> instruction: 0xf04f9301
    7d84:			; <UNDEFINED> instruction: 0xf7fa0300
    7d88:	andcs	lr, sl, #40, 18	; 0xa0000
    7d8c:	strmi	r4, [r5], -r9, ror #12
    7d90:			; <UNDEFINED> instruction: 0xf8c54620
    7d94:			; <UNDEFINED> instruction: 0xf7fa9000
    7d98:	stmdavc	r3!, {r1, r3, r5, r6, fp, sp, lr, pc}
    7d9c:	blls	34330 <putsgent@@Base+0x2c274>
    7da0:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    7da4:	bcs	8a1e54 <putsgent@@Base+0x899d98>
    7da8:	addsmi	sp, r9, #6
    7dac:	addmi	fp, r0, #2, 30
    7db0:	andeq	pc, r0, r8, asr #17
    7db4:	andle	r2, r0, r1
    7db8:	bmi	259620 <putsgent@@Base+0x251564>
    7dbc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7dc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7dc4:	subsmi	r9, sl, r1, lsl #22
    7dc8:	andlt	sp, r3, r4, lsl #2
    7dcc:	mvnshi	lr, #12386304	; 0xbd0000
    7dd0:	ldrb	r4, [r2, r8, asr #12]!
    7dd4:	svc	0x00eef7f9
    7dd8:	andeq	r2, r1, r8, asr #32
    7ddc:	andeq	r0, r0, r8, lsl r2
    7de0:	strdeq	r1, [r1], -r6
    7de4:	svcmi	0x00f8e92d
    7de8:			; <UNDEFINED> instruction: 0xf8d24688
    7dec:	ldrmi	fp, [r1], r0
    7df0:	strmi	r6, [r4], -sp, lsl #16
    7df4:	beq	43f38 <putsgent@@Base+0x3be7c>
    7df8:	streq	pc, [r1, -fp, lsl #2]
    7dfc:			; <UNDEFINED> instruction: 0x463100be
    7e00:	biclt	r4, r4, r8, lsr #12
    7e04:			; <UNDEFINED> instruction: 0xb1b37823
    7e08:	svc	0x00eef7f9
    7e0c:	mvnslt	r4, r5, lsl #12
    7e10:			; <UNDEFINED> instruction: 0x212c4406
    7e14:			; <UNDEFINED> instruction: 0xf8464620
    7e18:			; <UNDEFINED> instruction: 0xf8c84c04
    7e1c:			; <UNDEFINED> instruction: 0xf8c95000
    7e20:			; <UNDEFINED> instruction: 0xf7fa7000
    7e24:			; <UNDEFINED> instruction: 0x4604e8b0
    7e28:			; <UNDEFINED> instruction: 0xf804b118
    7e2c:			; <UNDEFINED> instruction: 0xf8d8ab01
    7e30:	ldrtmi	r5, [fp], r0
    7e34:	ldrtmi	lr, [r1], -r0, ror #15
    7e38:			; <UNDEFINED> instruction: 0xf7f94628
    7e3c:	ldrdlt	lr, [r0, -r6]!
    7e40:			; <UNDEFINED> instruction: 0xf8402300
    7e44:			; <UNDEFINED> instruction: 0xf8c8302b
    7e48:	pop	{}	; <UNPREDICTABLE>
    7e4c:			; <UNDEFINED> instruction: 0xf8d88ff8
    7e50:	ldrb	r5, [r4, r0]

00007e54 <setsgent@@Base>:
    7e54:	push	{r4, lr}
    7e56:	ldr	r4, [pc, #32]	; (7e78 <setsgent@@Base+0x24>)
    7e58:	add	r4, pc
    7e5a:	ldr	r0, [r4, #0]
    7e5c:	cbz	r0, 7e66 <setsgent@@Base+0x12>
    7e5e:	ldmia.w	sp!, {r4, lr}
    7e62:	b.w	1dc0 <rewind@plt>
    7e66:	ldr	r1, [pc, #20]	; (7e7c <setsgent@@Base+0x28>)
    7e68:	ldr	r0, [pc, #20]	; (7e80 <setsgent@@Base+0x2c>)
    7e6a:	add	r1, pc
    7e6c:	add	r0, pc
    7e6e:	blx	2144 <fopen64@plt>
    7e72:	str	r0, [r4, #0]
    7e74:	pop	{r4, pc}
    7e76:	nop
    7e78:	b.n	7cc4 <fchmod@plt+0x5a84>
    7e7a:	movs	r1, r0
    7e7c:	lsrs	r2, r0, #1
    7e7e:	movs	r0, r0
    7e80:	asrs	r4, r5, #27
	...

00007e84 <endsgent@@Base>:
    7e84:	push	{r3, lr}
    7e86:	ldr	r3, [pc, #20]	; (7e9c <endsgent@@Base+0x18>)
    7e88:	add	r3, pc
    7e8a:	ldr	r0, [r3, #0]
    7e8c:	cbz	r0, 7e92 <endsgent@@Base+0xe>
    7e8e:	blx	2098 <fclose@plt>
    7e92:	ldr	r3, [pc, #12]	; (7ea0 <endsgent@@Base+0x1c>)
    7e94:	movs	r2, #0
    7e96:	add	r3, pc
    7e98:	str	r2, [r3, #0]
    7e9a:	pop	{r3, pc}
    7e9c:	b.n	7c88 <fchmod@plt+0x5a48>
    7e9e:	movs	r1, r0
    7ea0:	b.n	7c70 <fchmod@plt+0x5a30>
    7ea2:	movs	r1, r0

00007ea4 <sgetsgent@@Base>:
    7ea4:	ldr	r2, [pc, #248]	; (7fa0 <sgetsgent@@Base+0xfc>)
    7ea6:	ldr	r3, [pc, #252]	; (7fa4 <sgetsgent@@Base+0x100>)
    7ea8:	add	r2, pc
    7eaa:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7eae:	sub	sp, #24
    7eb0:	ldr	r3, [r2, r3]
    7eb2:	mov	r6, r0
    7eb4:	ldr.w	r8, [pc, #240]	; 7fa8 <sgetsgent@@Base+0x104>
    7eb8:	ldr	r3, [r3, #0]
    7eba:	str	r3, [sp, #20]
    7ebc:	mov.w	r3, #0
    7ec0:	blx	1f78 <strlen@plt>
    7ec4:	add	r8, pc
    7ec6:	ldr.w	r3, [r8, #24]
    7eca:	ldr.w	r4, [r8, #20]
    7ece:	adds	r7, r0, #1
    7ed0:	mov	r5, r0
    7ed2:	cmp	r3, r7
    7ed4:	bcs.n	7ee6 <sgetsgent@@Base+0x42>
    7ed6:	mov	r0, r4
    7ed8:	mov	r1, r7
    7eda:	blx	1de8 <realloc@plt>
    7ede:	mov	r4, r0
    7ee0:	cbz	r0, 7f20 <sgetsgent@@Base+0x7c>
    7ee2:	strd	r0, r7, [r8, #20]
    7ee6:	mov	r1, r6
    7ee8:	mov	r2, r7
    7eea:	mov	r0, r4
    7eec:	movs	r6, #0
    7eee:	blx	202c <strncpy@plt>
    7ef2:	movs	r1, #10
    7ef4:	mov	r0, r4
    7ef6:	strb	r6, [r4, r5]
    7ef8:	blx	20f0 <strrchr@plt>
    7efc:	cbz	r0, 7f00 <sgetsgent@@Base+0x5c>
    7efe:	strb	r6, [r0, #0]
    7f00:	movs	r5, #0
    7f02:	add	r6, sp, #4
    7f04:	mov	r7, r5
    7f06:	mov	r0, r4
    7f08:	str.w	r4, [r6], #4
    7f0c:	movs	r1, #58	; 0x3a
    7f0e:	adds	r5, #1
    7f10:	blx	1f84 <strchr@plt>
    7f14:	mov	r4, r0
    7f16:	cbz	r0, 7f24 <sgetsgent@@Base+0x80>
    7f18:	cmp	r5, #3
    7f1a:	strb.w	r7, [r4], #1
    7f1e:	ble.n	7f06 <sgetsgent@@Base+0x62>
    7f20:	movs	r0, #0
    7f22:	b.n	7f6a <sgetsgent@@Base+0xc6>
    7f24:	cmp	r5, #4
    7f26:	bne.n	7f20 <sgetsgent@@Base+0x7c>
    7f28:	ldr	r5, [pc, #128]	; (7fac <sgetsgent@@Base+0x108>)
    7f2a:	ldrd	r1, r2, [sp, #4]
    7f2e:	add	r5, pc
    7f30:	ldr	r3, [r5, #28]
    7f32:	strd	r1, r2, [r5, #4]
    7f36:	cbnz	r3, 7f8e <sgetsgent@@Base+0xea>
    7f38:	ldr	r4, [pc, #116]	; (7fb0 <sgetsgent@@Base+0x10c>)
    7f3a:	add	r4, pc
    7f3c:	ldr	r3, [r4, #36]	; 0x24
    7f3e:	cbnz	r3, 7f80 <sgetsgent@@Base+0xdc>
    7f40:	ldr	r4, [pc, #112]	; (7fb4 <sgetsgent@@Base+0x110>)
    7f42:	ldr	r0, [sp, #12]
    7f44:	add	r4, pc
    7f46:	add.w	r2, r4, #28
    7f4a:	add.w	r1, r4, #32
    7f4e:	bl	7de4 <fchmod@plt+0x5ba4>
    7f52:	add.w	r2, r4, #36	; 0x24
    7f56:	add.w	r1, r4, #40	; 0x28
    7f5a:	mov	r3, r0
    7f5c:	ldr	r0, [sp, #16]
    7f5e:	str	r3, [r4, #12]
    7f60:	bl	7de4 <fchmod@plt+0x5ba4>
    7f64:	mov	r3, r0
    7f66:	adds	r0, r4, #4
    7f68:	str	r3, [r4, #16]
    7f6a:	ldr	r2, [pc, #76]	; (7fb8 <sgetsgent@@Base+0x114>)
    7f6c:	ldr	r3, [pc, #52]	; (7fa4 <sgetsgent@@Base+0x100>)
    7f6e:	add	r2, pc
    7f70:	ldr	r3, [r2, r3]
    7f72:	ldr	r2, [r3, #0]
    7f74:	ldr	r3, [sp, #20]
    7f76:	eors	r2, r3
    7f78:	bne.n	7f9a <sgetsgent@@Base+0xf6>
    7f7a:	add	sp, #24
    7f7c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7f80:	ldr	r0, [r4, #40]	; 0x28
    7f82:	movs	r5, #0
    7f84:	str	r5, [r4, #36]	; 0x24
    7f86:	blx	1d08 <free@plt+0x4>
    7f8a:	str	r5, [r4, #40]	; 0x28
    7f8c:	b.n	7f40 <sgetsgent@@Base+0x9c>
    7f8e:	ldr	r0, [r5, #32]
    7f90:	str	r4, [r5, #28]
    7f92:	blx	1d08 <free@plt+0x4>
    7f96:	str	r4, [r5, #32]
    7f98:	b.n	7f38 <sgetsgent@@Base+0x94>
    7f9a:	blx	1db4 <__stack_chk_fail@plt>
    7f9e:	nop
    7fa0:	subs	r4, r1, #4
    7fa2:	movs	r1, r0
    7fa4:	lsls	r0, r3, #8
    7fa6:	movs	r0, r0
    7fa8:	b.n	7d1c <fchmod@plt+0x5adc>
    7faa:	movs	r1, r0
    7fac:	b.n	7c4c <fchmod@plt+0x5a0c>
    7fae:	movs	r1, r0
    7fb0:	b.n	7c38 <fchmod@plt+0x59f8>
    7fb2:	movs	r1, r0
    7fb4:	b.n	7c28 <fchmod@plt+0x59e8>
    7fb6:	movs	r1, r0
    7fb8:	subs	r6, r0, #1
    7fba:	movs	r1, r0

00007fbc <fgetsgent@@Base>:
    7fbc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7fc0:	mov	r8, r0
    7fc2:	ldr	r4, [pc, #164]	; (8068 <fgetsgent@@Base+0xac>)
    7fc4:	add	r4, pc
    7fc6:	ldr	r3, [r4, #44]	; 0x2c
    7fc8:	cmp	r3, #0
    7fca:	beq.n	8044 <fgetsgent@@Base+0x88>
    7fcc:	cmp.w	r8, #0
    7fd0:	beq.n	803e <fgetsgent@@Base+0x82>
    7fd2:	ldr	r4, [pc, #152]	; (806c <fgetsgent@@Base+0xb0>)
    7fd4:	mov	r2, r8
    7fd6:	add	r4, pc
    7fd8:	ldrd	r1, r0, [r4, #44]	; 0x2c
    7fdc:	bl	7bfc <fchmod@plt+0x59bc>
    7fe0:	ldr	r5, [r4, #48]	; 0x30
    7fe2:	cmp	r5, r0
    7fe4:	bne.n	803e <fgetsgent@@Base+0x82>
    7fe6:	ldr	r7, [pc, #136]	; (8070 <fgetsgent@@Base+0xb4>)
    7fe8:	add	r7, pc
    7fea:	b.n	8020 <fgetsgent@@Base+0x64>
    7fec:	blx	1f60 <feof@plt>
    7ff0:	mov	r3, r0
    7ff2:	mov	r0, r5
    7ff4:	cbnz	r3, 805a <fgetsgent@@Base+0x9e>
    7ff6:	ldr	r6, [r7, #44]	; 0x2c
    7ff8:	lsls	r6, r6, #1
    7ffa:	mov	r1, r6
    7ffc:	blx	1de8 <realloc@plt>
    8000:	mov	r5, r0
    8002:	cbz	r0, 803e <fgetsgent@@Base+0x82>
    8004:	strd	r6, r0, [r7, #44]	; 0x2c
    8008:	blx	1f78 <strlen@plt>
    800c:	mov	r2, r8
    800e:	subs	r1, r6, r0
    8010:	mov	r4, r0
    8012:	adds	r0, r5, r0
    8014:	bl	7bfc <fchmod@plt+0x59bc>
    8018:	ldr	r5, [r7, #48]	; 0x30
    801a:	add	r4, r5
    801c:	cmp	r0, r4
    801e:	bne.n	803e <fgetsgent@@Base+0x82>
    8020:	movs	r1, #10
    8022:	mov	r0, r5
    8024:	blx	20f0 <strrchr@plt>
    8028:	mov	r3, r0
    802a:	mov	r0, r8
    802c:	cmp	r3, #0
    802e:	beq.n	7fec <fgetsgent@@Base+0x30>
    8030:	movs	r2, #0
    8032:	strb	r2, [r3, #0]
    8034:	mov	r0, r5
    8036:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    803a:	b.w	7ea4 <sgetsgent@@Base>
    803e:	movs	r0, #0
    8040:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8044:	mov.w	r0, #8192	; 0x2000
    8048:	blx	1ec4 <malloc@plt>
    804c:	str	r0, [r4, #48]	; 0x30
    804e:	cmp	r0, #0
    8050:	beq.n	803e <fgetsgent@@Base+0x82>
    8052:	mov.w	r3, #8192	; 0x2000
    8056:	str	r3, [r4, #44]	; 0x2c
    8058:	b.n	7fcc <fgetsgent@@Base+0x10>
    805a:	movs	r1, #10
    805c:	blx	20f0 <strrchr@plt>
    8060:	mov	r3, r0
    8062:	cmp	r0, #0
    8064:	beq.n	8034 <fgetsgent@@Base+0x78>
    8066:	b.n	8030 <fgetsgent@@Base+0x74>
    8068:	b.n	7bdc <fchmod@plt+0x599c>
    806a:	movs	r1, r0
    806c:	b.n	7bbc <fchmod@plt+0x597c>
    806e:	movs	r1, r0
    8070:	b.n	7b9c <fchmod@plt+0x595c>
    8072:	movs	r1, r0

00008074 <getsgent@@Base>:
    8074:	push	{r4, lr}
    8076:	ldr	r4, [pc, #28]	; (8094 <getsgent@@Base+0x20>)
    8078:	add	r4, pc
    807a:	ldr	r0, [r4, #0]
    807c:	cbz	r0, 8086 <getsgent@@Base+0x12>
    807e:	ldmia.w	sp!, {r4, lr}
    8082:	b.w	7fbc <fgetsgent@@Base>
    8086:	bl	7e54 <setsgent@@Base>
    808a:	ldr	r0, [r4, #0]
    808c:	ldmia.w	sp!, {r4, lr}
    8090:	b.w	7fbc <fgetsgent@@Base>
    8094:	b.n	7aa0 <fchmod@plt+0x5860>
    8096:	movs	r1, r0

00008098 <getsgnam@@Base>:
    8098:	push	{r3, r4, r5, lr}
    809a:	mov	r5, r0
    809c:	bl	7e54 <setsgent@@Base>
    80a0:	b.n	80aa <getsgnam@@Base+0x12>
    80a2:	ldr	r1, [r4, #0]
    80a4:	blx	1c80 <strcmp@plt+0x4>
    80a8:	cbz	r0, 80b6 <getsgnam@@Base+0x1e>
    80aa:	bl	8074 <getsgent@@Base>
    80ae:	mov	r4, r0
    80b0:	mov	r0, r5
    80b2:	cmp	r4, #0
    80b4:	bne.n	80a2 <getsgnam@@Base+0xa>
    80b6:	mov	r0, r4
    80b8:	pop	{r3, r4, r5, pc}
    80ba:	nop

000080bc <putsgent@@Base>:
    80bc:	cmp	r0, #0
    80be:	it	ne
    80c0:	cmpne	r1, #0
    80c2:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80c6:	beq.n	81b4 <putsgent@@Base+0xf8>
    80c8:	ldr.w	sl, [r0]
    80cc:	mov	r5, r0
    80ce:	mov	r7, r1
    80d0:	mov	r0, sl
    80d2:	blx	1f78 <strlen@plt>
    80d6:	ldr.w	r9, [r5, #4]
    80da:	mov	r8, r0
    80dc:	mov	r0, r9
    80de:	blx	1f78 <strlen@plt>
    80e2:	ldr	r6, [r5, #8]
    80e4:	add	r0, r8
    80e6:	add.w	r4, r0, #10
    80ea:	cbz	r6, 8102 <putsgent@@Base+0x46>
    80ec:	sub.w	fp, r6, #4
    80f0:	b.n	80fa <putsgent@@Base+0x3e>
    80f2:	blx	1f78 <strlen@plt>
    80f6:	adds	r0, #1
    80f8:	add	r4, r0
    80fa:	ldr.w	r0, [fp, #4]!
    80fe:	cmp	r0, #0
    8100:	bne.n	80f2 <putsgent@@Base+0x36>
    8102:	ldr	r5, [r5, #12]
    8104:	cbz	r5, 811c <putsgent@@Base+0x60>
    8106:	sub.w	fp, r5, #4
    810a:	b.n	8114 <putsgent@@Base+0x58>
    810c:	blx	1f78 <strlen@plt>
    8110:	adds	r0, #1
    8112:	add	r4, r0
    8114:	ldr.w	r0, [fp, #4]!
    8118:	cmp	r0, #0
    811a:	bne.n	810c <putsgent@@Base+0x50>
    811c:	mov	r0, r4
    811e:	blx	1ec4 <malloc@plt>
    8122:	mov	r4, r0
    8124:	cmp	r0, #0
    8126:	beq.n	81b4 <putsgent@@Base+0xf8>
    8128:	mov	r1, sl
    812a:	mov	r2, r8
    812c:	blx	1d54 <memcpy@plt>
    8130:	add.w	r0, r4, r8
    8134:	mov	r1, r9
    8136:	adds	r0, #1
    8138:	mov.w	r9, #58	; 0x3a
    813c:	strb.w	r9, [r4, r8]
    8140:	blx	1d78 <stpcpy@plt>
    8144:	mov	r3, r0
    8146:	strb.w	r9, [r0], #1
    814a:	ldr	r1, [r6, #0]
    814c:	cbz	r1, 81ae <putsgent@@Base+0xf2>
    814e:	mov.w	r8, #44	; 0x2c
    8152:	b.n	815a <putsgent@@Base+0x9e>
    8154:	strb.w	r8, [r3]
    8158:	ldr	r1, [r6, #0]
    815a:	blx	1d78 <stpcpy@plt>
    815e:	ldr.w	r2, [r6, #4]!
    8162:	mov	r3, r0
    8164:	mov	r1, r0
    8166:	adds	r0, #1
    8168:	cmp	r2, #0
    816a:	bne.n	8154 <putsgent@@Base+0x98>
    816c:	movs	r3, #58	; 0x3a
    816e:	strb	r3, [r1, #0]
    8170:	ldr	r1, [r5, #0]
    8172:	cbz	r1, 818a <putsgent@@Base+0xce>
    8174:	movs	r6, #44	; 0x2c
    8176:	b.n	817e <putsgent@@Base+0xc2>
    8178:	strb.w	r6, [r0], #1
    817c:	ldr	r1, [r5, #0]
    817e:	blx	1d78 <stpcpy@plt>
    8182:	ldr.w	r3, [r5, #4]!
    8186:	cmp	r3, #0
    8188:	bne.n	8178 <putsgent@@Base+0xbc>
    818a:	movs	r3, #10
    818c:	movs	r6, #0
    818e:	strb	r3, [r0, #0]
    8190:	mov	r1, r7
    8192:	strb	r6, [r0, #1]
    8194:	mov	r0, r4
    8196:	bl	7c44 <fchmod@plt+0x5a04>
    819a:	mov	r5, r0
    819c:	adds	r3, r5, #1
    819e:	mov	r0, r4
    81a0:	it	ne
    81a2:	movne	r5, r6
    81a4:	blx	1d08 <free@plt+0x4>
    81a8:	mov	r0, r5
    81aa:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    81ae:	mov	r1, r0
    81b0:	adds	r0, r3, #2
    81b2:	b.n	816c <putsgent@@Base+0xb0>
    81b4:	mov.w	r5, #4294967295	; 0xffffffff
    81b8:	b.n	81a8 <putsgent@@Base+0xec>
    81ba:	nop
    81bc:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    81c0:	mov	r7, r0
    81c2:	ldr	r6, [pc, #48]	; (81f4 <putsgent@@Base+0x138>)
    81c4:	mov	r8, r1
    81c6:	ldr	r5, [pc, #48]	; (81f8 <putsgent@@Base+0x13c>)
    81c8:	mov	r9, r2
    81ca:	add	r6, pc
    81cc:	blx	1c14 <fdopen@plt-0x20>
    81d0:	add	r5, pc
    81d2:	subs	r6, r6, r5
    81d4:	asrs	r6, r6, #2
    81d6:	beq.n	81ee <putsgent@@Base+0x132>
    81d8:	subs	r5, #4
    81da:	movs	r4, #0
    81dc:	ldr.w	r3, [r5, #4]!
    81e0:	adds	r4, #1
    81e2:	mov	r2, r9
    81e4:	mov	r1, r8
    81e6:	mov	r0, r7
    81e8:	blx	r3
    81ea:	cmp	r6, r4
    81ec:	bne.n	81dc <putsgent@@Base+0x120>
    81ee:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    81f2:	nop
    81f4:	subs	r6, r0, r3
    81f6:	movs	r1, r0
    81f8:	subs	r4, r7, r2
    81fa:	movs	r1, r0
    81fc:	bx	lr
    81fe:	nop

Disassembly of section .fini:

00008200 <.fini>:
    8200:	push	{r3, lr}
    8204:	pop	{r3, pc}
