

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Tue Apr  2 20:24:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189  |matprod_Pipeline_VITIS_LOOP_23_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198  |matprod_Pipeline_VITIS_LOOP_24_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207  |matprod_Pipeline_VITIS_LOOP_28_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219  |matprod_Pipeline_VITIS_LOOP_37_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3_VITIS_LOOP_27_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    403|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   17|    1827|   2796|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    431|    -|
|Register         |        -|    -|     704|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   18|    2531|   3630|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS1_s_axi_U                                 |BUS1_s_axi                        |        0|   0|  264|   424|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  718|  1282|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189  |matprod_Pipeline_VITIS_LOOP_23_1  |        0|   0|   89|   107|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198  |matprod_Pipeline_VITIS_LOOP_24_2  |        0|   0|   89|   107|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207  |matprod_Pipeline_VITIS_LOOP_28_5  |        0|   5|  598|   624|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219  |matprod_Pipeline_VITIS_LOOP_37_6  |        0|   0|   69|   105|    0|
    |mul_10s_10s_10_1_1_U27                       |mul_10s_10s_10_1_1                |        0|   0|    0|    63|    0|
    |mul_32ns_32ns_64_1_1_U26                     |mul_32ns_32ns_64_1_1              |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U24                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U25                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U28                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|  17| 1827|  2796|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U29  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m1_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m2_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m3_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_394_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_377_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln27_fu_423_p2       |         +|   0|  0|  38|          31|           1|
    |icmp_ln23_fu_238_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln24_fu_317_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln26_fu_372_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln27_fu_367_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln37_fu_452_p2      |      icmp|   0|  0|  18|          32|           1|
    |empty_25_fu_323_p3       |    select|   0|  0|  31|           1|          31|
    |empty_27_fu_467_p3       |    select|   0|  0|  31|           1|          31|
    |empty_fu_254_p3          |    select|   0|  0|  31|           1|          31|
    |select_ln26_1_fu_400_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln26_fu_386_p3    |    select|   0|  0|  31|           1|          31|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 403|         323|         257|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  148|         32|    1|         32|
    |gmem_ARADDR            |   21|          5|   32|        160|
    |gmem_ARLEN             |   21|          5|   32|        160|
    |gmem_ARVALID           |   17|          4|    1|          4|
    |gmem_AWADDR            |   13|          3|   32|         96|
    |gmem_AWLEN             |   13|          3|   32|         96|
    |gmem_AWVALID           |   13|          3|    1|          3|
    |gmem_BREADY            |   13|          3|    1|          3|
    |gmem_RREADY            |   13|          3|    1|          3|
    |gmem_WVALID            |    9|          2|    1|          2|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |i_2_fu_102             |    9|          2|   31|         62|
    |indvar_flatten_fu_106  |    9|          2|   64|        128|
    |j_fu_98                |    9|          2|   31|         62|
    |m1_buffer_address0     |   13|          3|   10|         30|
    |m1_buffer_ce0          |   13|          3|    1|          3|
    |m1_buffer_we0          |    9|          2|    1|          2|
    |m2_buffer_address0     |   13|          3|   10|         30|
    |m2_buffer_ce0          |   13|          3|    1|          3|
    |m2_buffer_we0          |    9|          2|    1|          2|
    |m3_buffer_address0     |   13|          3|   10|         30|
    |m3_buffer_ce0          |   13|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  431|         97|  298|        920|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |N1_read_reg_540                                           |  32|   0|   32|          0|
    |N2_read_reg_534                                           |  32|   0|   32|          0|
    |N3_read_reg_526                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                 |  31|   0|   31|          0|
    |empty_25_reg_599                                          |  31|   0|   31|          0|
    |empty_27_reg_649                                          |  31|   0|   31|          0|
    |empty_reg_562                                             |  31|   0|   31|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_102                                                |  31|   0|   31|          0|
    |indvar_flatten_fu_106                                     |  64|   0|   64|          0|
    |j_fu_98                                                   |  31|   0|   31|          0|
    |m3_read_reg_546                                           |  32|   0|   32|          0|
    |mul58_reg_638                                             |  32|   0|   32|          0|
    |mul6_reg_594                                              |  32|   0|   32|          0|
    |mul_ln26_1_reg_627                                        |  10|   0|   10|          0|
    |mul_ln26_reg_614                                          |  64|   0|   64|          0|
    |mul_reg_551                                               |  32|   0|   32|          0|
    |regc                                                      |  32|   0|   32|          0|
    |trunc_ln23_1_reg_556                                      |  30|   0|   30|          0|
    |trunc_ln24_1_reg_567                                      |  30|   0|   30|          0|
    |trunc_ln26_1_reg_579                                      |  10|   0|   10|          0|
    |trunc_ln26_reg_573                                        |  10|   0|   10|          0|
    |trunc_ln27_reg_632                                        |  10|   0|   10|          0|
    |trunc_ln37_1_reg_643                                      |  30|   0|   30|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 704|   0|  704|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR    |   in|    6|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA     |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB     |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR    |   in|    6|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA     |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       matprod|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.8>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 33 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3"   --->   Operation 35 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2"   --->   Operation 36 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1"   --->   Operation 37 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%m3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m3"   --->   Operation 38 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%m2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m2"   --->   Operation 39 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%m1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m1"   --->   Operation 40 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%m1_buffer = alloca i32 1" [first_accel/matprod.cpp:19]   --->   Operation 41 'alloca' 'm1_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%m2_buffer = alloca i32 1" [first_accel/matprod.cpp:20]   --->   Operation 42 'alloca' 'm2_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%m3_buffer = alloca i32 1" [first_accel/matprod.cpp:21]   --->   Operation 43 'alloca' 'm3_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (8.47ns)   --->   "%mul = mul i32 %N2_read, i32 %N1_read"   --->   Operation 44 'mul' 'mul' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %mul" [first_accel/matprod.cpp:23]   --->   Operation 45 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %mul, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 46 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m1_read, i32 2, i32 31" [first_accel/matprod.cpp:23]   --->   Operation 47 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.94ns)   --->   "%empty = select i1 %icmp_ln23, i31 %trunc_ln23, i31 0" [first_accel/matprod.cpp:23]   --->   Operation 48 'select' 'empty' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m2_read, i32 2, i32 31" [first_accel/matprod.cpp:24]   --->   Operation 49 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 50 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:26]   --->   Operation 51 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln26 = store i64 0, i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 52 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %i_2" [first_accel/matprod.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %j" [first_accel/matprod.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i30 %trunc_ln23_1" [first_accel/matprod.cpp:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %empty" [first_accel/matprod.cpp:23]   --->   Operation 57 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [7/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 58 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 59 [6/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 59 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 60 [5/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 60 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 61 [4/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 61 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 62 [3/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 62 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 63 [2/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 63 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 64 [1/7] (14.6ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln23" [first_accel/matprod.cpp:23]   --->   Operation 64 'readreq' 'empty_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 65 [2/2] (4.04ns)   --->   "%call_ln23 = call void @matprod_Pipeline_VITIS_LOOP_23_1, i32 %gmem, i30 %trunc_ln23_1, i32 %mul, i32 %m1_buffer" [first_accel/matprod.cpp:23]   --->   Operation 65 'call' 'call_ln23' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_VITIS_LOOP_23_1, i32 %gmem, i30 %trunc_ln23_1, i32 %mul, i32 %m1_buffer" [first_accel/matprod.cpp:23]   --->   Operation 66 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [1/1] (8.47ns)   --->   "%mul6 = mul i32 %N3_read, i32 %N2_read"   --->   Operation 67 'mul' 'mul6' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %mul6" [first_accel/matprod.cpp:24]   --->   Operation 68 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_sgt  i32 %mul6, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 69 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.94ns)   --->   "%empty_25 = select i1 %icmp_ln24, i31 %trunc_ln24, i31 0" [first_accel/matprod.cpp:24]   --->   Operation 70 'select' 'empty_25' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i30 %trunc_ln24_1" [first_accel/matprod.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 72 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %empty_25" [first_accel/matprod.cpp:24]   --->   Operation 73 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [7/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 74 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 75 [6/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 75 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 76 [5/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 76 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 77 [4/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 77 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 78 [3/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 78 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 79 [2/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 79 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 80 [1/7] (14.6ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln24" [first_accel/matprod.cpp:24]   --->   Operation 80 'readreq' 'empty_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.04>
ST_18 : Operation 81 [2/2] (4.04ns)   --->   "%call_ln24 = call void @matprod_Pipeline_VITIS_LOOP_24_2, i32 %gmem, i30 %trunc_ln24_1, i32 %mul6, i32 %m2_buffer" [first_accel/matprod.cpp:24]   --->   Operation 81 'call' 'call_ln24' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.47>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_VITIS_LOOP_24_2, i32 %gmem, i30 %trunc_ln24_1, i32 %mul6, i32 %m2_buffer" [first_accel/matprod.cpp:24]   --->   Operation 101 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 102 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (8.47ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 %zext_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 104 'mul' 'mul_ln26' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_5" [first_accel/matprod.cpp:26]   --->   Operation 105 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 11.8>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 106 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 107 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %j_1" [first_accel/matprod.cpp:27]   --->   Operation 108 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (2.43ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27, i32 %N3_read" [first_accel/matprod.cpp:27]   --->   Operation 109 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (2.83ns)   --->   "%icmp_ln26 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln26" [first_accel/matprod.cpp:26]   --->   Operation 110 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (3.56ns)   --->   "%add_ln26 = add i64 %indvar_flatten_load, i64 1" [first_accel/matprod.cpp:26]   --->   Operation 111 'add' 'add_ln26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc53.loopexit, void %VITIS_LOOP_37_6.loopexit" [first_accel/matprod.cpp:26]   --->   Operation 112 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%i_2_load = load i31 %i_2" [first_accel/matprod.cpp:26]   --->   Operation 113 'load' 'i_2_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.94ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i31 %j_1, i31 0" [first_accel/matprod.cpp:26]   --->   Operation 114 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (2.66ns)   --->   "%add_ln26_1 = add i31 %i_2_load, i31 1" [first_accel/matprod.cpp:26]   --->   Operation 115 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.94ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i31 %i_2_load, i31 %add_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 116 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i31 %select_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 117 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (4.73ns)   --->   "%mul_ln26_1 = mul i10 %trunc_ln26_2, i10 %trunc_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 118 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 119 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %select_ln26" [first_accel/matprod.cpp:27]   --->   Operation 120 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_5, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 121 'call' 'call_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 122 [1/1] (2.66ns)   --->   "%add_ln27 = add i31 %select_ln26, i31 1" [first_accel/matprod.cpp:27]   --->   Operation 122 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (1.61ns)   --->   "%store_ln27 = store i64 %add_ln26, i64 %indvar_flatten" [first_accel/matprod.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 124 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %select_ln26_1, i31 %i_2" [first_accel/matprod.cpp:27]   --->   Operation 124 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 125 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 126 [1/1] (8.47ns)   --->   "%mul58 = mul i32 %N3_read, i32 %N1_read"   --->   Operation 126 'mul' 'mul58' <Predicate = (icmp_ln26)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %mul58" [first_accel/matprod.cpp:37]   --->   Operation 127 'trunc' 'trunc_ln37' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %mul58, i32 0" [first_accel/matprod.cpp:37]   --->   Operation 128 'icmp' 'icmp_ln37' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m3_read, i32 2, i32 31" [first_accel/matprod.cpp:37]   --->   Operation 129 'partselect' 'trunc_ln37_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.94ns)   --->   "%empty_27 = select i1 %icmp_ln37, i31 %trunc_ln37, i31 0" [first_accel/matprod.cpp:37]   --->   Operation 130 'select' 'empty_27' <Predicate = (icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 131 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 131 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_5, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 132 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 133 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 134 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 134 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.35>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_3_VITIS_LOOP_27_4_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [first_accel/matprod.cpp:27]   --->   Operation 136 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:33]   --->   Operation 137 'load' 'regc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 138 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 139 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i32 0, i32 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 140 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %regc_load, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 141 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_28_5" [first_accel/matprod.cpp:27]   --->   Operation 142 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 14.6>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i30 %trunc_ln37_1" [first_accel/matprod.cpp:37]   --->   Operation 143 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln37" [first_accel/matprod.cpp:37]   --->   Operation 144 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %empty_27" [first_accel/matprod.cpp:37]   --->   Operation 145 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (14.6ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln37" [first_accel/matprod.cpp:37]   --->   Operation 146 'writereq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 4.04>
ST_25 : Operation 147 [2/2] (4.04ns)   --->   "%call_ln37 = call void @matprod_Pipeline_VITIS_LOOP_37_6, i32 %gmem, i30 %trunc_ln37_1, i32 %mul58, i32 %m3_buffer" [first_accel/matprod.cpp:37]   --->   Operation 147 'call' 'call_ln37' <Predicate = true> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_VITIS_LOOP_37_6, i32 %gmem, i30 %trunc_ln37_1, i32 %mul58, i32 %m3_buffer" [first_accel/matprod.cpp:37]   --->   Operation 148 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 14.6>
ST_27 : Operation 149 [5/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 149 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 14.6>
ST_28 : Operation 150 [4/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 150 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 14.6>
ST_29 : Operation 151 [3/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 151 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 14.6>
ST_30 : Operation 152 [2/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 152 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 14.6>
ST_31 : Operation 153 [1/5] (14.6ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 153 'writeresp' 'empty_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [first_accel/matprod.cpp:38]   --->   Operation 154 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca       ) [ 01111111111111111111111100000000]
i_2                 (alloca       ) [ 01111111111111111111111100000000]
indvar_flatten      (alloca       ) [ 01111111111111111111111100000000]
N3_read             (read         ) [ 00111111111111111111111100000000]
N2_read             (read         ) [ 00111111111111111111111100000000]
N1_read             (read         ) [ 00111111111111111111111100000000]
m3_read             (read         ) [ 00111111111111111111111100000000]
m2_read             (read         ) [ 00000000000000000000000000000000]
m1_read             (read         ) [ 00000000000000000000000000000000]
m1_buffer           (alloca       ) [ 00111111111111111111111100000000]
m2_buffer           (alloca       ) [ 00111111111111111111111100000000]
m3_buffer           (alloca       ) [ 00111111111111111111111111100000]
mul                 (mul          ) [ 00111111111000000000000000000000]
trunc_ln23          (trunc        ) [ 00000000000000000000000000000000]
icmp_ln23           (icmp         ) [ 00000000000000000000000000000000]
trunc_ln23_1        (partselect   ) [ 00111111111000000000000000000000]
empty               (select       ) [ 00100000000000000000000000000000]
trunc_ln24_1        (partselect   ) [ 00111111111111111111000000000000]
trunc_ln26          (trunc        ) [ 00111111111111111111111100000000]
trunc_ln26_1        (trunc        ) [ 00111111111111111111111100000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
store_ln26          (store        ) [ 00000000000000000000000000000000]
sext_ln23           (sext         ) [ 00000000000000000000000000000000]
gmem_addr           (getelementptr) [ 00011111100000000000000000000000]
zext_ln23           (zext         ) [ 00011111100000000000000000000000]
empty_24            (readreq      ) [ 00000000000000000000000000000000]
call_ln23           (call         ) [ 00000000000000000000000000000000]
mul6                (mul          ) [ 00000000000111111111000000000000]
trunc_ln24          (trunc        ) [ 00000000000000000000000000000000]
icmp_ln24           (icmp         ) [ 00000000000000000000000000000000]
empty_25            (select       ) [ 00000000000100000000000000000000]
sext_ln24           (sext         ) [ 00000000000000000000000000000000]
gmem_addr_1         (getelementptr) [ 00000000000011111100000000000000]
zext_ln24           (zext         ) [ 00000000000011111100000000000000]
empty_26            (readreq      ) [ 00000000000000000000000000000000]
spectopmodule_ln6   (spectopmodule) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000000]
call_ln24           (call         ) [ 00000000000000000000000000000000]
zext_ln26           (zext         ) [ 00000000000000000000000000000000]
zext_ln26_1         (zext         ) [ 00000000000000000000000000000000]
mul_ln26            (mul          ) [ 00000000000000000000111100000000]
br_ln26             (br           ) [ 00000000000000000000000000000000]
j_1                 (load         ) [ 00000000000000000000000000000000]
indvar_flatten_load (load         ) [ 00000000000000000000000000000000]
zext_ln27           (zext         ) [ 00000000000000000000000000000000]
icmp_ln27           (icmp         ) [ 00000000000000000000000000000000]
icmp_ln26           (icmp         ) [ 00000000000000000000111100000000]
add_ln26            (add          ) [ 00000000000000000000000000000000]
br_ln26             (br           ) [ 00000000000000000000000000000000]
i_2_load            (load         ) [ 00000000000000000000000000000000]
select_ln26         (select       ) [ 00000000000000000000000000000000]
add_ln26_1          (add          ) [ 00000000000000000000000000000000]
select_ln26_1       (select       ) [ 00000000000000000000000000000000]
trunc_ln26_2        (trunc        ) [ 00000000000000000000011000000000]
mul_ln26_1          (mul          ) [ 00000000000000000000010000000000]
trunc_ln27          (trunc        ) [ 00000000000000000000011100000000]
add_ln27            (add          ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
store_ln27          (store        ) [ 00000000000000000000000000000000]
mul58               (mul          ) [ 00000000000000000000000011100000]
trunc_ln37          (trunc        ) [ 00000000000000000000000000000000]
icmp_ln37           (icmp         ) [ 00000000000000000000000000000000]
trunc_ln37_1        (partselect   ) [ 00000000000000000000000011100000]
empty_27            (select       ) [ 00000000000000000000000010000000]
call_ln26           (call         ) [ 00000000000000000000000000000000]
mul_ln26_2          (mul          ) [ 00000000000000000000000100000000]
specloopname_ln0    (specloopname ) [ 00000000000000000000000000000000]
specloopname_ln27   (specloopname ) [ 00000000000000000000000000000000]
regc_load           (load         ) [ 00000000000000000000000000000000]
add_ln33            (add          ) [ 00000000000000000000000000000000]
zext_ln33           (zext         ) [ 00000000000000000000000000000000]
m3_buffer_addr      (getelementptr) [ 00000000000000000000000000000000]
store_ln33          (store        ) [ 00000000000000000000000000000000]
br_ln27             (br           ) [ 00000000000000000000000000000000]
sext_ln37           (sext         ) [ 00000000000000000000000000000000]
gmem_addr_2         (getelementptr) [ 00000000000000000000000001111111]
zext_ln37           (zext         ) [ 00000000000000000000000000000000]
empty_28            (writereq     ) [ 00000000000000000000000000000000]
call_ln37           (call         ) [ 00000000000000000000000000000000]
empty_29            (writeresp    ) [ 00000000000000000000000000000000]
ret_ln38            (ret          ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="N3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regc">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_24_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_28_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_3_VITIS_LOOP_27_4_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_37_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="m1_buffer_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1_buffer/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m2_buffer_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2_buffer/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="m3_buffer_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m3_buffer/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="N3_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="N2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="N1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="m3_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m3_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="m2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="31" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="31" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="31" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_28/24 empty_29/27 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m3_buffer_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/23 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln33_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/23 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="30" slack="8"/>
<pin id="193" dir="0" index="3" bw="32" slack="8"/>
<pin id="194" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="30" slack="17"/>
<pin id="202" dir="0" index="3" bw="32" slack="8"/>
<pin id="203" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/18 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="19"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="10" slack="19"/>
<pin id="213" dir="0" index="5" bw="10" slack="0"/>
<pin id="214" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="7" bw="32" slack="0"/>
<pin id="216" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/20 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="30" slack="2"/>
<pin id="223" dir="0" index="3" bw="32" slack="2"/>
<pin id="224" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/25 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln23_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln23_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="31" slack="0"/>
<pin id="257" dir="0" index="2" bw="31" slack="0"/>
<pin id="258" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln24_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="30" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="30" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln26_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln26_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln26_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln26_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln26_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="31" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln23_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="gmem_addr_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln23_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="9"/>
<pin id="311" dir="0" index="1" bw="32" slack="9"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln24_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln24_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="empty_25_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="31" slack="0"/>
<pin id="326" dir="0" index="2" bw="31" slack="0"/>
<pin id="327" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_25/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln24_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="30" slack="10"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem_addr_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln24_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln26_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="18"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/19 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln26_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="18"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/19 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln26_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/19 "/>
</bind>
</comp>

<comp id="357" class="1004" name="j_1_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="19"/>
<pin id="359" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvar_flatten_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="19"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/20 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln27_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/20 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln27_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="19"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/20 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln26_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln26_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/20 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_2_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="19"/>
<pin id="385" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/20 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln26_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="31" slack="0"/>
<pin id="389" dir="0" index="2" bw="31" slack="0"/>
<pin id="390" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/20 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln26_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/20 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln26_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="31" slack="0"/>
<pin id="403" dir="0" index="2" bw="31" slack="0"/>
<pin id="404" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/20 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln26_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/20 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln26_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="19"/>
<pin id="415" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/20 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln27_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/20 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln27_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/20 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln27_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="19"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln27_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="31" slack="19"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln27_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="31" slack="19"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/20 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mul58_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="19"/>
<pin id="446" dir="0" index="1" bw="32" slack="19"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul58/20 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln37_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/20 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln37_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/20 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln37_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="30" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="19"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln37_1/20 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_27_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="31" slack="0"/>
<pin id="470" dir="0" index="2" bw="31" slack="0"/>
<pin id="471" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_27/20 "/>
</bind>
</comp>

<comp id="475" class="1004" name="regc_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/23 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln33_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/23 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln37_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="30" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/24 "/>
</bind>
</comp>

<comp id="487" class="1004" name="gmem_addr_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/24 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln37_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/24 "/>
</bind>
</comp>

<comp id="498" class="1007" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="19"/>
<pin id="501" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/20 add_ln33/22 "/>
</bind>
</comp>

<comp id="505" class="1005" name="j_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="0"/>
<pin id="507" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="526" class="1005" name="N3_read_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="9"/>
<pin id="528" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="N2_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="9"/>
<pin id="536" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="N1_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="18"/>
<pin id="542" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="N1_read "/>
</bind>
</comp>

<comp id="546" class="1005" name="m3_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="19"/>
<pin id="548" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="m3_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="mul_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="8"/>
<pin id="553" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln23_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="30" slack="1"/>
<pin id="558" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="empty_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="1"/>
<pin id="564" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln24_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="30" slack="10"/>
<pin id="569" dir="1" index="1" bw="30" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln26_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="19"/>
<pin id="575" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln26_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="19"/>
<pin id="581" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="gmem_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="zext_ln23_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="594" class="1005" name="mul6_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="8"/>
<pin id="596" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="599" class="1005" name="empty_25_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="1"/>
<pin id="601" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="604" class="1005" name="gmem_addr_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln24_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="614" class="1005" name="mul_ln26_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="622" class="1005" name="trunc_ln26_2_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="1"/>
<pin id="624" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="mul_ln26_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="1"/>
<pin id="629" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln27_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="638" class="1005" name="mul58_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul58 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln37_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="30" slack="1"/>
<pin id="645" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="empty_27_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="1"/>
<pin id="651" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="654" class="1005" name="gmem_addr_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="3"/>
<pin id="656" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="84" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="128" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="134" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="228" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="152" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="259"><net_src comp="238" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="234" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="146" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="122" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="128" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="316"><net_src comp="309" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="313" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="360" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="360" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="391"><net_src comp="367" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="357" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="367" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="383" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="412" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="421"><net_src comp="386" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="427"><net_src comp="386" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="377" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="400" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="423" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="451"><net_src comp="444" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="22" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="24" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="466"><net_src comp="26" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="472"><net_src comp="452" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="448" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="14" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="491"><net_src comp="0" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="503"><net_src comp="408" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="498" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="508"><net_src comp="98" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="515"><net_src comp="102" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="522"><net_src comp="106" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="529"><net_src comp="122" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="537"><net_src comp="128" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="543"><net_src comp="134" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="549"><net_src comp="140" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="554"><net_src comp="228" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="559"><net_src comp="244" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="565"><net_src comp="254" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="570"><net_src comp="262" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="576"><net_src comp="272" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="582"><net_src comp="276" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="587"><net_src comp="298" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="592"><net_src comp="305" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="597"><net_src comp="309" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="602"><net_src comp="323" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="607"><net_src comp="334" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="612"><net_src comp="341" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="617"><net_src comp="351" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="625"><net_src comp="408" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="630"><net_src comp="412" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="635"><net_src comp="418" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="641"><net_src comp="444" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="219" pin=3"/></net>

<net id="646"><net_src comp="458" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="652"><net_src comp="467" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="657"><net_src comp="487" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {24 25 26 27 28 29 30 31 }
	Port: regc | {20 21 }
 - Input state : 
	Port: matprod : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: matprod : m1 | {1 }
	Port: matprod : m2 | {1 }
	Port: matprod : m3 | {1 }
	Port: matprod : N1 | {1 }
	Port: matprod : N2 | {1 }
	Port: matprod : N3 | {1 }
	Port: matprod : regc | {20 21 23 }
  - Chain level:
	State 1
		trunc_ln23 : 1
		icmp_ln23 : 1
		empty : 2
		store_ln26 : 1
		store_ln26 : 1
		store_ln26 : 1
	State 2
		gmem_addr : 1
		empty_24 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		trunc_ln24 : 1
		icmp_ln24 : 1
		empty_25 : 2
	State 11
		gmem_addr_1 : 1
		empty_26 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mul_ln26 : 1
	State 20
		zext_ln27 : 1
		icmp_ln27 : 2
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		select_ln26 : 3
		add_ln26_1 : 1
		select_ln26_1 : 3
		trunc_ln26_2 : 4
		mul_ln26_1 : 5
		mul_ln26_2 : 5
		trunc_ln27 : 4
		call_ln26 : 6
		add_ln27 : 4
		store_ln27 : 2
		store_ln27 : 4
		store_ln27 : 5
		trunc_ln37 : 1
		icmp_ln37 : 1
		empty_27 : 2
	State 21
	State 22
		add_ln33 : 1
	State 23
		zext_ln33 : 1
		m3_buffer_addr : 2
		store_ln33 : 3
	State 24
		gmem_addr_2 : 1
		empty_28 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          | grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 |    0    |    0    |   106   |    56   |
|   call   | grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 |    0    |    0    |   106   |    56   |
|          | grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 |    5    |   4.83  |   608   |   537   |
|          | grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219 |    0    |   1.61  |   138   |    65   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  mul_fu_228                 |    3    |    0    |    0    |    21   |
|          |                 mul6_fu_309                 |    3    |    0    |    0    |    21   |
|    mul   |               mul_ln26_fu_351               |    3    |    0    |    0    |    21   |
|          |              mul_ln26_1_fu_412              |    0    |    0    |    0    |    63   |
|          |                 mul58_fu_444                |    3    |    0    |    0    |    21   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 empty_fu_254                |    0    |    0    |    0    |    31   |
|          |               empty_25_fu_323               |    0    |    0    |    0    |    31   |
|  select  |              select_ln26_fu_386             |    0    |    0    |    0    |    31   |
|          |             select_ln26_1_fu_400            |    0    |    0    |    0    |    31   |
|          |               empty_27_fu_467               |    0    |    0    |    0    |    31   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln26_fu_377               |    0    |    0    |    0    |    71   |
|    add   |              add_ln26_1_fu_394              |    0    |    0    |    0    |    38   |
|          |               add_ln27_fu_423               |    0    |    0    |    0    |    38   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln23_fu_238              |    0    |    0    |    0    |    18   |
|          |               icmp_ln24_fu_317              |    0    |    0    |    0    |    18   |
|   icmp   |               icmp_ln27_fu_367              |    0    |    0    |    0    |    18   |
|          |               icmp_ln26_fu_372              |    0    |    0    |    0    |    29   |
|          |               icmp_ln37_fu_452              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_498                 |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             N3_read_read_fu_122             |    0    |    0    |    0    |    0    |
|          |             N2_read_read_fu_128             |    0    |    0    |    0    |    0    |
|   read   |             N1_read_read_fu_134             |    0    |    0    |    0    |    0    |
|          |             m3_read_read_fu_140             |    0    |    0    |    0    |    0    |
|          |             m2_read_read_fu_146             |    0    |    0    |    0    |    0    |
|          |             m1_read_read_fu_152             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_158             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_164             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_170            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln23_fu_234              |    0    |    0    |    0    |    0    |
|          |              trunc_ln26_fu_272              |    0    |    0    |    0    |    0    |
|          |             trunc_ln26_1_fu_276             |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln24_fu_313              |    0    |    0    |    0    |    0    |
|          |             trunc_ln26_2_fu_408             |    0    |    0    |    0    |    0    |
|          |              trunc_ln27_fu_418              |    0    |    0    |    0    |    0    |
|          |              trunc_ln37_fu_448              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln23_1_fu_244             |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln24_1_fu_262             |    0    |    0    |    0    |    0    |
|          |             trunc_ln37_1_fu_458             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln23_fu_295              |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln24_fu_331              |    0    |    0    |    0    |    0    |
|          |               sext_ln37_fu_484              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln23_fu_305              |    0    |    0    |    0    |    0    |
|          |               zext_ln24_fu_341              |    0    |    0    |    0    |    0    |
|          |               zext_ln26_fu_345              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln26_1_fu_348             |    0    |    0    |    0    |    0    |
|          |               zext_ln27_fu_363              |    0    |    0    |    0    |    0    |
|          |               zext_ln33_fu_480              |    0    |    0    |    0    |    0    |
|          |               zext_ln37_fu_494              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    18   |   6.44  |   958   |   1264  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|m1_buffer|    2   |    0   |    0   |    0   |
|m2_buffer|    2   |    0   |    0   |    0   |
|m3_buffer|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    6   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    N1_read_reg_540   |   32   |
|    N2_read_reg_534   |   32   |
|    N3_read_reg_526   |   32   |
|   empty_25_reg_599   |   31   |
|   empty_27_reg_649   |   31   |
|     empty_reg_562    |   31   |
|  gmem_addr_1_reg_604 |   32   |
|  gmem_addr_2_reg_654 |   32   |
|   gmem_addr_reg_584  |   32   |
|      i_2_reg_512     |   31   |
|indvar_flatten_reg_519|   64   |
|       j_reg_505      |   31   |
|    m3_read_reg_546   |   32   |
|     mul58_reg_638    |   32   |
|     mul6_reg_594     |   32   |
|  mul_ln26_1_reg_627  |   10   |
|   mul_ln26_reg_614   |   64   |
|      mul_reg_551     |   32   |
| trunc_ln23_1_reg_556 |   30   |
| trunc_ln24_1_reg_567 |   30   |
| trunc_ln26_1_reg_579 |   10   |
| trunc_ln26_2_reg_622 |   10   |
|  trunc_ln26_reg_573  |   10   |
|  trunc_ln27_reg_632  |   10   |
| trunc_ln37_1_reg_643 |   30   |
|   zext_ln23_reg_589  |   32   |
|   zext_ln24_reg_609  |   32   |
+----------------------+--------+
|         Total        |   807  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_readreq_fu_158             |  p1  |   2  |  32  |   64   ||    9    |
|              grp_readreq_fu_158             |  p2  |   2  |  31  |   62   ||    9    |
|              grp_readreq_fu_164             |  p1  |   2  |  32  |   64   ||    9    |
|              grp_readreq_fu_164             |  p2  |   2  |  31  |   62   ||    9    |
|             grp_writeresp_fu_170            |  p0  |   2  |   1  |    2   |
|             grp_writeresp_fu_170            |  p1  |   2  |  32  |   64   ||    9    |
| grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 |  p2  |   2  |  10  |   20   ||    9    |
| grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 |  p5  |   2  |  10  |   20   ||    9    |
|                  grp_fu_498                 |  p0  |   3  |  10  |   30   ||    13   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   388  || 14.5224 ||    76   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    6   |   958  |  1264  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   76   |    -   |
|  Register |    -   |    -   |    -   |   807  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   18   |   20   |  1765  |  1340  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
