{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port leds_4bits -pg 1 -lvl 5 -x 1170 -y 330 -defaultsOSRD
preplace port clkIn -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port resetN -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port initializeOperation -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace portBus sw_4bits -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1040 -y 330 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 130 -y 290 -defaultsOSRD
preplace inst MasterWriteToBRAM_0 -pg 1 -lvl 3 -x 780 -y 320 -defaultsOSRD
preplace inst ResetNotGate_0 -pg 1 -lvl 1 -x 130 -y 410 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 780 -y 80 -defaultsOSRD
preplace inst MasterReadFromBram_0 -pg 1 -lvl 2 -x 430 -y 260 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 0 4 NJ 350 240 370 610 420 930
preplace netloc xlconstant_0_dout 1 1 2 250 350 630J
preplace netloc resetN_1 1 0 1 NJ 410
preplace netloc ResetNotGate_0_resetOut 1 1 2 260 360 620
preplace netloc sw_4bits_1 1 0 4 NJ 160 NJ 160 NJ 160 930
preplace netloc initializeOperation_1 1 0 2 NJ 230 NJ
preplace netloc MasterReadFromBram_0_readValid 1 2 1 N 280
preplace netloc MasterReadFromBram_0_readValue 1 2 1 600 260n
preplace netloc axi_gpio_0_GPIO 1 4 1 N 330
preplace netloc MasterWriteToBRAM_0_M_AXI 1 3 1 N 310
preplace netloc MasterReadFromBram_0_M_AXI 1 2 1 600 60n
levelinfo -pg 1 0 130 430 780 1040 1170
pagesize -pg 1 -db -bbox -sgen -180 0 1300 470
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"1"
}
