#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf69120 .scope module, "tbState" "tbState" 2 1;
 .timescale 0 0;
v0xf8d150_0 .net "B", 1 0, v0xf68520_0;  1 drivers
v0xf8d230_0 .net "Clock", 0 0, v0xf8ada0_0;  1 drivers
v0xf8d380_0 .net "Done", 0 0, v0xf8ae60_0;  1 drivers
v0xf8d420_0 .net "Next", 1 0, v0xf8cbf0_0;  1 drivers
v0xf8d510_0 .net "Reset", 0 0, v0xf8b010_0;  1 drivers
v0xf8d690_0 .net "Start", 0 0, v0xf8b120_0;  1 drivers
v0xf8d730_0 .net "State", 1 0, L_0xf8d9f0;  1 drivers
S_0xf682f0 .scope module, "tb" "testState" 2 6, 3 2 0, S_0xf69120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "B"
    .port_info 1 /OUTPUT 1 "Done"
    .port_info 2 /OUTPUT 1 "Clock"
    .port_info 3 /OUTPUT 1 "Start"
    .port_info 4 /INPUT 2 "State"
    .port_info 5 /INPUT 2 "Next"
    .port_info 6 /OUTPUT 1 "Reset"
v0xf68520_0 .var "B", 1 0;
v0xf8ada0_0 .var "Clock", 0 0;
v0xf8ae60_0 .var "Done", 0 0;
v0xf8af30_0 .net "Next", 1 0, v0xf8cbf0_0;  alias, 1 drivers
v0xf8b010_0 .var "Reset", 0 0;
v0xf8b120_0 .var "Start", 0 0;
v0xf8b1e0_0 .net "State", 1 0, L_0xf8d9f0;  alias, 1 drivers
E_0xf68f50 .event edge, v0xf8ada0_0;
S_0xf8b3e0 .scope module, "uut" "boothStates" 2 8, 4 18 0, S_0xf69120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "B"
    .port_info 1 /INPUT 1 "Done"
    .port_info 2 /INPUT 1 "Clock"
    .port_info 3 /INPUT 1 "Start"
    .port_info 4 /OUTPUT 2 "State"
    .port_info 5 /OUTPUT 3 "Si"
    .port_info 6 /OUTPUT 1 "Count"
    .port_info 7 /INPUT 1 "Resetn"
    .port_info 8 /OUTPUT 2 "Next"
P_0xf8b5d0 .param/l "Add" 1 4 30, C4<001>;
P_0xf8b610 .param/l "Addc" 1 4 30, C4<010>;
P_0xf8b650 .param/l "Load" 1 4 30, C4<011>;
P_0xf8b690 .param/l "S1" 1 4 25, C4<00>;
P_0xf8b6d0 .param/l "S2" 1 4 25, C4<01>;
P_0xf8b710 .param/l "S3" 1 4 25, C4<10>;
P_0xf8b750 .param/l "Shift" 1 4 30, C4<100>;
v0xf8c8d0_0 .net "B", 1 0, v0xf68520_0;  alias, 1 drivers
v0xf8c9b0_0 .net "Clock", 0 0, v0xf8ada0_0;  alias, 1 drivers
v0xf8ca50_0 .var "Count", 0 0;
v0xf8cb20_0 .net "Done", 0 0, v0xf8ae60_0;  alias, 1 drivers
v0xf8cbf0_0 .var "Next", 1 0;
v0xf8cce0_0 .net "Resetn", 0 0, v0xf8b010_0;  alias, 1 drivers
v0xf8cd80_0 .var "Si", 2 0;
v0xf8ce20_0 .net "Start", 0 0, v0xf8b120_0;  alias, 1 drivers
v0xf8cef0_0 .net "State", 1 0, L_0xf8d9f0;  alias, 1 drivers
E_0xf688e0/0 .event edge, v0xf8b1e0_0, v0xf8b120_0, v0xf68520_0, v0xf8ae60_0;
E_0xf688e0/1 .event edge, v0xf8b010_0;
E_0xf688e0 .event/or E_0xf688e0/0, E_0xf688e0/1;
L_0xf8d820 .part v0xf8cbf0_0, 0, 1;
L_0xf8d8c0 .part v0xf8cbf0_0, 1, 1;
L_0xf8d9f0 .concat8 [ 1 1 0 0], v0xf8c080_0, v0xf8c6c0_0;
S_0xf8bbe0 .scope module, "s0" "dff" 4 28, 5 3 0, S_0xf8b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "resetn"
v0xf8bef0_0 .net "clk", 0 0, v0xf8ada0_0;  alias, 1 drivers
v0xf8bfe0_0 .net "d", 0 0, L_0xf8d820;  1 drivers
v0xf8c080_0 .var "q", 0 0;
v0xf8c150_0 .net "resetn", 0 0, v0xf8b010_0;  alias, 1 drivers
E_0xf8be70 .event posedge, v0xf8ada0_0;
S_0xf8c2b0 .scope module, "s1" "dff" 4 29, 5 3 0, S_0xf8b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "resetn"
v0xf8c510_0 .net "clk", 0 0, v0xf8ada0_0;  alias, 1 drivers
v0xf8c600_0 .net "d", 0 0, L_0xf8d8c0;  1 drivers
v0xf8c6c0_0 .var "q", 0 0;
v0xf8c760_0 .net "resetn", 0 0, v0xf8b010_0;  alias, 1 drivers
    .scope S_0xf682f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8ada0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf68520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8ae60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xf682f0;
T_1 ;
    %wait E_0xf68f50;
    %delay 10, 0;
    %load/vec4 v0xf8ada0_0;
    %inv;
    %assign/vec4 v0xf8ada0_0, 0;
    %vpi_func 3 16 "$time" 64 {0 0 0};
    %cmpi/e 100, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 3 17 "$stop" {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xf682f0;
T_2 ;
    %vpi_call 3 21 "$monitor", $time, " ", "B = %b, Start = %b, State =%b,Clock=%b,Next=%b", v0xf68520_0, v0xf8b120_0, v0xf8b1e0_0, v0xf8ada0_0, v0xf8af30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8b010_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8b010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8b120_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xf68520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8b120_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf68520_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf68520_0, 0, 2;
    %delay 20, 0;
    %vpi_call 3 35 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xf8bbe0;
T_3 ;
    %wait E_0xf8be70;
    %load/vec4 v0xf8c150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8c080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xf8bfe0_0;
    %assign/vec4 v0xf8c080_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xf8c2b0;
T_4 ;
    %wait E_0xf8be70;
    %load/vec4 v0xf8c760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf8c6c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xf8c600_0;
    %assign/vec4 v0xf8c6c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf8b3e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8ca50_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0xf8b3e0;
T_6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0xf8b3e0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0xf8b3e0;
T_8 ;
    %wait E_0xf688e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf8ca50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %load/vec4 v0xf8cef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0xf8ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0xf8c8d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0xf8cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8ca50_0, 0, 1;
T_8.12 ;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0xf8cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8ca50_0, 0, 1;
T_8.14 ;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xf8cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xf8cd80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf8ca50_0, 0, 1;
T_8.16 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %load/vec4 v0xf8cce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf8cbf0_0, 0, 2;
T_8.17 ;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_state.v";
    "testState.v";
    "state.v";
    "dff.v";
