// Seed: 1920114794
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd50,
    parameter id_2 = 32'd93
) (
    _id_1,
    _id_2
);
  input _id_2;
  output _id_1;
  logic id_3;
  type_5(
      1, 1'b0, id_1
  );
  assign id_1[id_2] = id_1[id_1[1+id_2]+1-1];
endmodule
