// Verilog code for a counter with enable and reset inputs
`timescale 1ns / 1ps // Set timescale for simulation

module counter(
    input clk, // Clock input to synchronize internal operations
    input en, // Enable input, must be high for counting to occur
    input rst, // Reset input, when high resets the counter value
    output reg [7:0] count // Output register with 8 bits for counting
);

reg [7:0] temp; // Temporary register for storing intermediate count values

// On positive edge of clock, if reset is high, reset counter value to 0
// Otherwise, if enable is high, increment count by 1
always @ (posedge clk) begin
    if(rst) begin
        temp <= 8'b0; // Reset counter value to 0
    end
    else if(en) begin
        temp <= temp + 1; // Increment counter by 1
    end
end

assign count = temp; // Assign output to temporary count value

endmodule // End of counter module