

================================================================
== Vivado HLS Report for 'A_IO_L1_in_0_0_s'
================================================================
* Date:           Mon Jun 14 19:30:14 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195| 0.650 us | 0.650 us |  195|  195|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      180|      180|        15|          -|          -|    12|    no    |
        | + Loop 1.1  |       12|       12|         2|          1|          1|    12|    yes   |
        | + Loop 1.2  |       12|       12|         2|          1|          1|    12|    yes   |
        |- Loop 2     |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       93|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       65|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      176|    -|
|Register             |        -|      -|      429|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      429|      334|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |kernel0_mux_124_32_1_1_U10  |kernel0_mux_124_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c1_V_fu_187_p2                    |     +    |      0|  0|   6|           4|           1|
    |c2_V_21_fu_205_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_22_fu_217_p2                 |     +    |      0|  0|   6|           4|           1|
    |c2_V_fu_289_p2                    |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_193_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln899_23_fu_283_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_24_fu_211_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_25_fu_199_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_181_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  93|          51|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  41|          8|    1|          8|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_02_0_i_phi_fu_173_p4   |   9|          2|    4|          8|
    |ap_phi_mux_p_050_0_i_phi_fu_161_p4  |   9|          2|    4|          8|
    |fifo_A_in_V_blk_n                   |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n            |   9|          2|    1|          2|
    |fifo_A_out_V_blk_n                  |   9|          2|    1|          2|
    |p_02_0_i_reg_169                    |   9|          2|    4|          8|
    |p_039_0_i_reg_146                   |   9|          2|    4|          8|
    |p_04_0_i_reg_135                    |   9|          2|    4|          8|
    |p_050_0_i_reg_157                   |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 176|         37|   32|         73|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c1_V_reg_438             |   4|   0|    4|          0|
    |c2_V_22_reg_460          |   4|   0|    4|          0|
    |c2_V_reg_469             |   4|   0|    4|          0|
    |icmp_ln899_23_reg_465    |   1|   0|    1|          0|
    |icmp_ln899_24_reg_456    |   1|   0|    1|          0|
    |icmp_ln899_25_reg_447    |   1|   0|    1|          0|
    |p_02_0_i_reg_169         |   4|   0|    4|          0|
    |p_039_0_i_reg_146        |   4|   0|    4|          0|
    |p_04_0_i_reg_135         |   4|   0|    4|          0|
    |p_050_0_i_reg_157        |   4|   0|    4|          0|
    |tmp_1388_fu_70           |  32|   0|   32|          0|
    |tmp_1389_fu_74           |  32|   0|   32|          0|
    |tmp_1390_fu_78           |  32|   0|   32|          0|
    |tmp_1391_fu_82           |  32|   0|   32|          0|
    |tmp_1392_fu_86           |  32|   0|   32|          0|
    |tmp_1393_fu_90           |  32|   0|   32|          0|
    |tmp_1394_fu_94           |  32|   0|   32|          0|
    |tmp_1395_fu_98           |  32|   0|   32|          0|
    |tmp_1396_fu_102          |  32|   0|   32|          0|
    |tmp_1397_fu_106          |  32|   0|   32|          0|
    |tmp_1398_fu_110          |  32|   0|   32|          0|
    |tmp_fu_66                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 429|   0|  429|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  A_IO_L1_in<0, 0>  | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V    |    pointer   |
|fifo_A_out_V_din           | out |   32|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_out_V_write         | out |    1|   ap_fifo  |    fifo_A_out_V    |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

