{
    "code": "```verilog\nmodule TopModule (\n    input wire [2:0] in,  // 3-bit input vector, bit[0] is LSB\n    output wire [1:0] out // 2-bit output vector, bit[0] is LSB\n);\n\n    assign out = (in[2] + in[1] + in[0]);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}