<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FG_HW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BRAMHandler_CurveA_B00_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BRAMHandler_CurveA_B01_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FG_HW.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FG_HW.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FG_HW.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FG_HW.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FG_HW.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FG_HW.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FG_HW.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FG_HW.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FG_HW_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FG_HW_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FG_HW_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FG_HW_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Kanal_Kurve_Manager_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sequenz_Bitstream_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sequenzer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1645629116" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1645629116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645263" xil_pn:in_ck="7900723239736124257" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1645645263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B00.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B01.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B10.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B11.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B00.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B01.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B10.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B11.vhd"/>
      <outfile xil_pn:name="FG_HW.vhd"/>
      <outfile xil_pn:name="FG_HW_TB.vhd"/>
      <outfile xil_pn:name="FG_Pack.vhd"/>
      <outfile xil_pn:name="Kanal_Kurve_Manager.vhd"/>
      <outfile xil_pn:name="PZ_div.vhd"/>
      <outfile xil_pn:name="PZ_pll_COM5003.vhd"/>
      <outfile xil_pn:name="SPIMaster.vhd"/>
      <outfile xil_pn:name="Sequenz_Bitstream.vhd"/>
      <outfile xil_pn:name="Sequenzer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1645643834" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1645643834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645643834" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1902104842233773292" xil_pn:start_ts="1645643834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645629116" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8053558042944474360" xil_pn:start_ts="1645629116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645263" xil_pn:in_ck="7900723239736124257" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1645645263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B00.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B01.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B10.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveA_B11.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B00.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B01.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B10.vhd"/>
      <outfile xil_pn:name="BRAMHandler_CurveB_B11.vhd"/>
      <outfile xil_pn:name="FG_HW.vhd"/>
      <outfile xil_pn:name="FG_HW_TB.vhd"/>
      <outfile xil_pn:name="FG_Pack.vhd"/>
      <outfile xil_pn:name="Kanal_Kurve_Manager.vhd"/>
      <outfile xil_pn:name="PZ_div.vhd"/>
      <outfile xil_pn:name="PZ_pll_COM5003.vhd"/>
      <outfile xil_pn:name="SPIMaster.vhd"/>
      <outfile xil_pn:name="Sequenz_Bitstream.vhd"/>
      <outfile xil_pn:name="Sequenzer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1645645294" xil_pn:in_ck="7900723239736124257" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1459423336703152140" xil_pn:start_ts="1645645263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1645645294" xil_pn:in_ck="-8580492822062709877" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5406838117933684601" xil_pn:start_ts="1645645294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1645645367" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645367" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3227776213475016268" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645367" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8053558042944474360" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645526292" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1645526292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645367" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5832894893837556494" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645526292" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750315235790" xil_pn:start_ts="1645526292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645367" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6897825204346138562" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645645384" xil_pn:in_ck="2807588541014256241" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1534004403398315375" xil_pn:start_ts="1645645367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FG_HW.lso"/>
      <outfile xil_pn:name="FG_HW.ngc"/>
      <outfile xil_pn:name="FG_HW.ngr"/>
      <outfile xil_pn:name="FG_HW.prj"/>
      <outfile xil_pn:name="FG_HW.stx"/>
      <outfile xil_pn:name="FG_HW.syr"/>
      <outfile xil_pn:name="FG_HW.xst"/>
      <outfile xil_pn:name="FG_HW_beh.prj"/>
      <outfile xil_pn:name="FG_HW_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
