
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.19

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: error_detected$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v error_detected$_SDFF_PN0_/Q (DFF_X1)
                                         error_detected (net)
                  0.01    0.00    0.08 v _3139_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    0.09 ^ _3139_/ZN (NAND2_X1)
                                         _0858_ (net)
                  0.01    0.00    0.09 ^ _3140_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _3140_/ZN (AOI21_X1)
                                         _0030_ (net)
                  0.01    0.00    0.10 v error_detected$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.60    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _4097_/A (HA_X1)
     2    3.27    0.01    0.04    0.14 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.14 ^ _2358_/A (INV_X1)
     1    2.66    0.01    0.01    0.15 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.15 v _4087_/CI (FA_X1)
     2    5.95    0.02    0.08    0.23 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.23 v _2324_/B (XOR2_X2)
     7    7.74    0.01    0.06    0.29 v _2324_/Z (XOR2_X2)
                                         data_count[2] (net)
                  0.01    0.00    0.29 v _2349_/A4 (OR4_X1)
     1    1.48    0.02    0.12    0.41 v _2349_/ZN (OR4_X1)
                                         _0604_ (net)
                  0.02    0.00    0.41 v _2350_/B (MUX2_X2)
     4   12.49    0.02    0.07    0.48 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.48 v _3065_/A (BUF_X2)
    10   15.03    0.01    0.04    0.52 v _3065_/Z (BUF_X2)
                                         _0798_ (net)
                  0.01    0.00    0.52 v _3982_/A (BUF_X2)
    10   15.65    0.01    0.04    0.56 v _3982_/Z (BUF_X2)
                                         _1657_ (net)
                  0.01    0.00    0.56 v _3983_/A2 (OAI22_X1)
     1    1.67    0.03    0.03    0.59 ^ _3983_/ZN (OAI22_X1)
                                         _1658_ (net)
                  0.03    0.00    0.59 ^ _3985_/A (OAI21_X1)
     1    0.00    0.01    0.02    0.61 v _3985_/ZN (OAI21_X1)
                                         rd_data[0] (net)
                  0.01    0.00    0.61 v rd_data[0] (out)
                                  0.61   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.60    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _4097_/A (HA_X1)
     2    3.27    0.01    0.04    0.14 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.14 ^ _2358_/A (INV_X1)
     1    2.66    0.01    0.01    0.15 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.15 v _4087_/CI (FA_X1)
     2    5.95    0.02    0.08    0.23 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.23 v _2324_/B (XOR2_X2)
     7    7.74    0.01    0.06    0.29 v _2324_/Z (XOR2_X2)
                                         data_count[2] (net)
                  0.01    0.00    0.29 v _2349_/A4 (OR4_X1)
     1    1.48    0.02    0.12    0.41 v _2349_/ZN (OR4_X1)
                                         _0604_ (net)
                  0.02    0.00    0.41 v _2350_/B (MUX2_X2)
     4   12.49    0.02    0.07    0.48 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.48 v _3065_/A (BUF_X2)
    10   15.03    0.01    0.04    0.52 v _3065_/Z (BUF_X2)
                                         _0798_ (net)
                  0.01    0.00    0.52 v _3982_/A (BUF_X2)
    10   15.65    0.01    0.04    0.56 v _3982_/Z (BUF_X2)
                                         _1657_ (net)
                  0.01    0.00    0.56 v _3983_/A2 (OAI22_X1)
     1    1.67    0.03    0.03    0.59 ^ _3983_/ZN (OAI22_X1)
                                         _1658_ (net)
                  0.03    0.00    0.59 ^ _3985_/A (OAI21_X1)
     1    0.00    0.01    0.02    0.61 v _3985_/ZN (OAI21_X1)
                                         rd_data[0] (net)
                  0.01    0.00    0.61 v rd_data[0] (out)
                                  0.61   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.62e-03   3.53e-04   4.44e-05   6.01e-03  52.0%
Combinational          3.25e-03   2.25e-03   5.03e-05   5.55e-03  48.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.87e-03   2.60e-03   9.47e-05   1.16e-02 100.0%
                          76.7%      22.5%       0.8%
