Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 26 16:05:32 2020
| Host         : Prometheus running 64-bit Ubuntu 20.04 LTS
| Command      : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
| Design       : XADCdemo
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 120
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 62         |
| SYNTH-13  | Warning          | combinational multiplier      | 1          |
| TIMING-16 | Warning          | Large setup violation         | 27         |
| TIMING-18 | Warning          | Missing input or output delay | 30         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin audio_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin distort/sample_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin next_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin next_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin next_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin next_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin p10_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[0]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[10]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[1]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[2]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[3]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[4]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[5]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[6]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[7]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[8]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin p9_reg[9]_srl9/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin segment1/XLXI_49/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin segment1/XLXI_49/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin segment1/XLXI_49/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance dig02.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.172 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig6_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.379 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig0_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.381 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig0_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.398 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.438 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig0_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -6.787 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -6.977 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig6_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -7.019 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -7.168 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -7.240 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig2_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -7.254 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig6_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -7.285 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig4_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -7.292 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig2_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -7.409 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig2_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -7.509 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig3_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -7.577 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig2_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig3_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.644 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig4_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -7.647 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig4_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.649 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig5_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.672 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig5_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.675 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig5_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig4_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -7.704 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig5_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -7.708 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig6_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.761 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig3_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.792 ns between XLXI_7/inst/DCLK (clocked by sys_clk_pin) and dig3_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AUD_PWM relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>


