<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
defines: 
time_elapsed: 3.349s
ram usage: 52136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph5j9t9nk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmph5j9t9nk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph5j9t9nk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph5j9t9nk/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_test&#39;.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8e650] str=&#39;\work_test&#39;
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8ea40]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:2</a>.0-2.0&gt; [0x2b8ece0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8f010]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b8f410] str=&#39;\A.a&#39; basic_prep range=[4:0]
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b8f980] basic_prep range=[4:0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b8ffe0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x2b901d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8fe10]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b90390] str=&#39;\A.b&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b904b0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b907f0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b909b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b90b70]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b90c90] str=&#39;\A.c&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b90db0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b910d0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b91290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b90f30]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b91450] str=&#39;\A.d&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b91570]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b91870] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x2b91a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b916f0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b91bf0] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x2b91ef0] bits=&#39;00000000000000000000000000010100&#39;(32) range=[31:0] int=20
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b91dd0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b92070] str=&#39;\b&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b92250] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x2b923b0] str=&#39;\A.a&#39;
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b925b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b926d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_CONCAT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b928b0]
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b929f0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b92bd0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b92db0] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b931d0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b9fc10] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2b937a0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba03b0] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba01c0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba0a30] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1120] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1a60] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1c70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1e30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1fb0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba2130] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba1870]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba2430] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x2ba25b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba22b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2730] str=&#39;\d&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2910] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2a30] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2bb0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2d30] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba2ed0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3270] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba30b0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3630] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3470] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3830] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3a10] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3db0] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3f90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba4150] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba42d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba4450] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba3bf0]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba4750] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x2ba48d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba45d0] str=&#39;\$write&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba4d30] str=&#39;&#34;a is %0h; b is %0h; c is %0h; d is %0h\n&#34;&#39; bits=&#39;001000100110000100100000011010010111001100100000001001010011000001101000001110110010000001100010001000000110100101110011001000000010010100110000011010000011101100100000011000110010000001101001011100110010000000100101001100000110100000111011001000000110010000100000011010010111001100100000001001010011000001101000010111000110111000100010&#39;(336) range=[335:0] int=1750887970
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba4a50] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba4fb0] str=&#39;\b&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba50d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x2ba5250] str=&#39;\d&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2ba5460] str=&#39;\_$Finv5&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2ba5580] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2ba5700]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2ba5a00] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x2ba5ca0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2ba5b80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2ba5dc0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2ba5fa0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x2ba60c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:13</a>.0-13.0&gt; [0x2ba62a0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2ba6420] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2ba65a0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2ba66c0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2ba6840]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2ba6b40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x2ba6ce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2ba69c0]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2ba6ea0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2ba7080]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2ba71c0] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x2ba73c0] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:19</a>.0-19.0&gt; [0x2ba7560] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2ba76e0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2ba7860] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2ba7980] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2ba7b00]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2ba7e00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x2ba7f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2ba7c80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2ba8140] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2ba8320]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2ba8460] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x2ba8660] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:25</a>.0-25.0&gt; [0x2ba8800] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2ba8980] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2ba8b00] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2ba8c20] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2ba8da0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2ba90a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x2ba9240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:34</a>.0-34.0&gt; [0x2ba8f20]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2ba9400]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba9580]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2ba96a0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2ba9880] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2ba9bc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba9a80]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba9d80] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0e80]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x2ba9ea0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2ba9fe0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baa160]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baa2c0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baa4a0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baa680] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baa9c0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baab80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baa880]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baad00] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0c00]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2baae20]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b8f6d0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x2b93680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8fb50]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b8f830]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0910]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2ba12f0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b9fd90] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2ba05a0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2ba1690] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2b9ffb0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x2ba07c0] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0fa0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baaf40]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bad7c0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2bab060]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab180]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2bab2a0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2bab3c0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2bab600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab4e0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab720] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bacec0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x2bab840]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2bab960]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baba80]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2babba0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2babcc0] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2babf00] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2babde0]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bac020] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bac380]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2bac140]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2bac260] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x2bac4a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bac5c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bac6e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bacda0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2bac800]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2bac920] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2baca40]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2bacb60] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x2bacc80] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bacfe0]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bad100]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bad6a0]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2bad220]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2bad340] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x2bad520] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:31</a>.0-31.0&gt; [0x2bad8e0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2bada60] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2badbe0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2bade00] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2badf20] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2bae0a0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2bae3a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x2bae520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:49</a>.0-49.0&gt; [0x2bae220]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2bae6e0]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bae860]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2bae980]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2baeb60] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2baeea0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baed60]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baf060] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb14a0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x2baf180]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2baf2c0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baf440]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2baf5a0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2baf780]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2baf960] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2bafca0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2bafe60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bafb60]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baffe0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb0400]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2bb0100]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2bb0220] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x2bb0560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb0720]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb0840]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb1380]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb0960]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb0a80] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb0c80]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb0e00] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb1000]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x2bb1180] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb15c0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb16e0]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb4860]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2bb1800]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb1920]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2bb1a40]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2bb1bc0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2bb1ec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb1da0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2040] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb3f60]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x2bb2160]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb22a0]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2420]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb2580]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb2760] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb2aa0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2960]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2c60] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb30a0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb2d80]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb2ea0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x2bb3200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb33c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb34e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb3e40]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2bb3600]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2bb3720] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2bb3920]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2bb3aa0] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x2bb3ca0] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb4080]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb41a0]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb4740]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2bb42c0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2bb43e0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x2bb45c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:46</a>.0-46.0&gt; [0x2bb4980] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2bb4b00] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x2bb4c80] str=&#39;\__BAD_SYMBOL__&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>