Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Tue Jan 20 09:11:12 2026
| Host              : WD850X2TB running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xcve2302-sfva784
| Speed File        : -1LP  PRODUCTION 2.04 2025-08-19
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                 Violations  
--------  --------  ------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.719        0.000                      0                23275        0.017        0.000                      0                23275        0.002        0.000                       0                  7565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)           Period(ns)      Frequency(MHz)
-----                      ------------           ----------      --------------
clk_pl_0                   {0.000 2.083}          4.166           240.038         
hsm1_ref_clk               {0.000 2.500}          5.000           200.000         
  bank1_clkout0            {0.000 0.541}          1.081           925.000         
    pll_clktoxphy[0]       {0.000 0.135}          0.270           3700.000        
  bank1_xpll0_fifo_rd_clk  {0.000 0.541}          1.081           925.000         
  mc_clk_xpll              {0.000 0.541}          1.081           925.000         
  pll_clk_xpll             {0.000 0.135}          0.270           3699.997        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                         0.719        0.000                      0                23275        0.017        0.000                      0                23275        0.083        0.000                       0                  7522  
hsm1_ref_clk                                                                                                                                                                 2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                              0.010        0.000                       0                     2  
    pll_clktoxphy[0]                                                                                                                                                         0.002        0.000                       0                    10  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                    0.009        0.000                       0                    19  
  mc_clk_xpll                                                                                                                                                                0.010        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                               0.002        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1132]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.083ns period=4.166ns})
  Destination:            system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user_reg[cascade][user][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.083ns period=4.166ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.166ns  (clk_pl_0 rise@4.166ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.750ns (24.350%)  route 2.330ns (75.650%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 6.024 - 4.166 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.077ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.155ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.261ns, distribution 1.798ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.238ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    system_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.141     0.141 r  system_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7521, routed)        2.059     2.200    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X49Y130        FDRE                                         r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.126     2.326 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1132]/Q
                         net (fo=8, routed)           0.392     2.718    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_axi_arlen[7]
    SLICE_X49Y132        LUT4 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.193     2.911 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/split_to_singles_rd_i_3/O
                         net (fo=4, routed)           0.355     3.266    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/split_to_singles_rd_i_3_n_0
    SLICE_X50Y131        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.189     3.455 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/split_to_singles_rd_i_1/O
                         net (fo=6, routed)           0.290     3.745    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/arready_i1
    SLICE_X49Y131        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.125     3.870 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_sequential_ar_state[0]_i_2/O
                         net (fo=3, routed)           0.346     4.216    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/FSM_sequential_ar_state[0]_i_2_n_0
    SLICE_X49Y131        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.078     4.294 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/arready_i_i_2/O
                         net (fo=2, routed)           0.356     4.650    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/arready_i_i_2_n_0
    SLICE_X48Y132        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     4.689 r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/arready_i_i_1/O
                         net (fo=65, routed)          0.591     5.280    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user[0]
    SLICE_X47Y134        FDRE                                         r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user_reg[cascade][user][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.166     4.166 r  
    PS9_X0Y0             PS9                          0.000     4.166 r  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     4.166    system_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.072     4.238 r  system_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7521, routed)        1.786     6.024    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aclk
    SLICE_X47Y134        FDRE                                         r  system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user_reg[cascade][user][6]/C
                         clock pessimism              0.159     6.183    
                         clock uncertainty           -0.077     6.105    
    SLICE_X47Y134        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.106     5.999    system_i/axi_fifo_mm_s_0_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user_reg[cascade][user][6]
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  0.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.083ns period=4.166ns})
  Destination:            system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.083ns period=4.166ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.129ns (88.356%)  route 0.017ns (11.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.164ns (routing 0.165ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.187ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    system_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.052     0.052 r  system_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7521, routed)        1.164     1.216    system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X49Y124        RAMD32                                       r  system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.129     1.345 r  system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.017     1.362    system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[27]
    SLICE_X49Y124        FDRE                                         r  system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    system_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.096     0.096 r  system_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=7521, routed)        1.378     1.474    system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X49Y124        FDRE                                         r  system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/C
                         clock pessimism             -0.173     1.301    
    SLICE_X49Y124        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.044     1.345    system_i/axi_fifo_mm_s_0_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.166
Sources:            { system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS9/MAXIGP2ACLK  n/a            4.000         4.166       0.166      PS9_X0Y0  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Slow    PS9/MAXIGP2ACLK  n/a            2.000         2.083       0.083      PS9_X0Y0  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Slow    PS9/MAXIGP2ACLK  n/a            2.000         2.083       0.083      PS9_X0Y0  system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  hsm1_ref_clk
  To Clock:  hsm1_ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hsm1_ref_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/HSMREFCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.071         5.000       3.929      XPLL_X2Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.541 }
Period(ns):         1.081
Sources:            { system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.071         1.081       0.010      XPLL_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        1.081       8.919      XPLL_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         0.541       0.150      XPLL_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         0.541       0.150      XPLL_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.135 }
Period(ns):         0.270
Sources:            { system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK  n/a            0.268         0.270       0.002      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK  n/a            0.107         0.135       0.028      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK  n/a            0.107         0.135       0.028      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.541 }
Period(ns):         1.081
Sources:            { system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.072         1.081       0.009      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.541       0.112      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.429         0.541       0.112      XPHY_X0Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.541 }
Period(ns):         1.081
Sources:            { system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.071         1.081       0.010      XPLL_X2Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.135 }
Period(ns):         0.270
Sources:            { system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK  n/a            0.268         0.270       0.002      XPHY_X9Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK  n/a            0.107         0.135       0.028      XPHY_X9Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK  n/a            0.107         0.135       0.028      XPHY_X9Y0  system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK



