============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Mar  7 23:31:53 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 0110010010110100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=30) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=30) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=30)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=2,BUS_CTRL_NUM=8,BUS_WIDTH='{32'sb010},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1536/7 useful/useless nets, 899/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1425/2 useful/useless nets, 788/2 useful/useless insts
SYN-1032 : 1421/4 useful/useless nets, 1114/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1405/16 useful/useless nets, 1102/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 184 better
SYN-1014 : Optimize round 2
SYN-1032 : 1311/15 useful/useless nets, 1008/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 1580/2 useful/useless nets, 1278/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 105 (4.14), #lev = 5 (2.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (4.09), #lev = 4 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 259 instances into 127 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1211/3 useful/useless nets, 884/3 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (79 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 885 instances
RUN-0007 : 387 luts, 337 seqs, 82 mslices, 45 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1212 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 782 nets have 2 pins
RUN-1001 : 282 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     202     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     127     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 883 instances, 387 luts, 337 seqs, 127 slices, 18 macros(127 instances: 82 mslices 45 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 298787
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 883.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 170575, overlap = 40.5
PHY-3002 : Step(2): len = 120918, overlap = 36
PHY-3002 : Step(3): len = 85395.9, overlap = 31.5
PHY-3002 : Step(4): len = 76438.7, overlap = 27
PHY-3002 : Step(5): len = 60270.6, overlap = 36
PHY-3002 : Step(6): len = 54354.5, overlap = 36
PHY-3002 : Step(7): len = 47256.1, overlap = 36
PHY-3002 : Step(8): len = 44710, overlap = 36
PHY-3002 : Step(9): len = 40544.1, overlap = 36
PHY-3002 : Step(10): len = 38762.9, overlap = 36
PHY-3002 : Step(11): len = 36462.8, overlap = 36
PHY-3002 : Step(12): len = 33017, overlap = 39.7812
PHY-3002 : Step(13): len = 31748.3, overlap = 39.6875
PHY-3002 : Step(14): len = 30886, overlap = 39.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13179e-06
PHY-3002 : Step(15): len = 32622.6, overlap = 39.5625
PHY-3002 : Step(16): len = 33080.5, overlap = 39.5625
PHY-3002 : Step(17): len = 33688.4, overlap = 40
PHY-3002 : Step(18): len = 34357.7, overlap = 35.5938
PHY-3002 : Step(19): len = 33285.6, overlap = 35.4375
PHY-3002 : Step(20): len = 31582.5, overlap = 39.4375
PHY-3002 : Step(21): len = 31310.9, overlap = 39.75
PHY-3002 : Step(22): len = 31977.3, overlap = 39.6875
PHY-3002 : Step(23): len = 32182.5, overlap = 35.1875
PHY-3002 : Step(24): len = 31879.9, overlap = 34.8125
PHY-3002 : Step(25): len = 30471.6, overlap = 34.4375
PHY-3002 : Step(26): len = 30115.5, overlap = 38.8125
PHY-3002 : Step(27): len = 30541.8, overlap = 38.625
PHY-3002 : Step(28): len = 30809.9, overlap = 38.5
PHY-3002 : Step(29): len = 30684.5, overlap = 31.5
PHY-3002 : Step(30): len = 29154.8, overlap = 31.5
PHY-3002 : Step(31): len = 28968.8, overlap = 31.5
PHY-3002 : Step(32): len = 29596.6, overlap = 31.5
PHY-3002 : Step(33): len = 29672.2, overlap = 31.5
PHY-3002 : Step(34): len = 29446.4, overlap = 32
PHY-3002 : Step(35): len = 27016.7, overlap = 32.25
PHY-3002 : Step(36): len = 27293, overlap = 32.5938
PHY-3002 : Step(37): len = 27180.2, overlap = 38.5938
PHY-3002 : Step(38): len = 26771.2, overlap = 39.1875
PHY-3002 : Step(39): len = 25358, overlap = 41.0625
PHY-3002 : Step(40): len = 25588.6, overlap = 40.6875
PHY-3002 : Step(41): len = 25710.5, overlap = 40.8125
PHY-3002 : Step(42): len = 25781, overlap = 36.625
PHY-3002 : Step(43): len = 24585, overlap = 40.8125
PHY-3002 : Step(44): len = 24097.9, overlap = 41
PHY-3002 : Step(45): len = 23656.2, overlap = 40.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.26359e-06
PHY-3002 : Step(46): len = 26025.6, overlap = 40.375
PHY-3002 : Step(47): len = 26106, overlap = 40.375
PHY-3002 : Step(48): len = 26254.5, overlap = 40.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.52717e-06
PHY-3002 : Step(49): len = 27548.2, overlap = 40.375
PHY-3002 : Step(50): len = 28000.9, overlap = 40.625
PHY-3002 : Step(51): len = 28253.1, overlap = 40.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.70543e-05
PHY-3002 : Step(52): len = 29184.5, overlap = 40.625
PHY-3002 : Step(53): len = 29470.8, overlap = 40.625
PHY-3002 : Step(54): len = 30187.1, overlap = 36.125
PHY-3002 : Step(55): len = 30369.8, overlap = 36.125
PHY-3002 : Step(56): len = 30323.7, overlap = 36.125
PHY-3002 : Step(57): len = 30222.9, overlap = 36.125
PHY-3002 : Step(58): len = 29849.2, overlap = 36.125
PHY-3002 : Step(59): len = 29637.4, overlap = 40.625
PHY-3002 : Step(60): len = 29450.3, overlap = 40.625
PHY-3002 : Step(61): len = 29259, overlap = 45.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.41087e-05
PHY-3002 : Step(62): len = 30363.8, overlap = 45.125
PHY-3002 : Step(63): len = 30542.5, overlap = 40.625
PHY-3002 : Step(64): len = 30516.9, overlap = 40.625
PHY-3002 : Step(65): len = 30505, overlap = 40.625
PHY-3002 : Step(66): len = 30507.4, overlap = 45.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.82174e-05
PHY-3002 : Step(67): len = 30861.9, overlap = 45.125
PHY-3002 : Step(68): len = 31025.5, overlap = 45.125
PHY-3002 : Step(69): len = 31447.8, overlap = 45.125
PHY-3002 : Step(70): len = 31318, overlap = 40.625
PHY-3002 : Step(71): len = 31293.6, overlap = 45.125
PHY-3002 : Step(72): len = 31335, overlap = 45.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(73): len = 39745.4, overlap = 14.5938
PHY-3002 : Step(74): len = 39902.9, overlap = 13.2812
PHY-3002 : Step(75): len = 38878.1, overlap = 12.9375
PHY-3002 : Step(76): len = 39024, overlap = 10.9375
PHY-3002 : Step(77): len = 36981.9, overlap = 9.15625
PHY-3002 : Step(78): len = 36932.9, overlap = 8.21875
PHY-3002 : Step(79): len = 36296, overlap = 9.3125
PHY-3002 : Step(80): len = 35889.8, overlap = 7.625
PHY-3002 : Step(81): len = 35525.3, overlap = 7.84375
PHY-3002 : Step(82): len = 35536.7, overlap = 8.1875
PHY-3002 : Step(83): len = 35360.1, overlap = 9.6875
PHY-3002 : Step(84): len = 35446.9, overlap = 13.5625
PHY-3002 : Step(85): len = 35388.9, overlap = 15.1562
PHY-3002 : Step(86): len = 35078.7, overlap = 15.5312
PHY-3002 : Step(87): len = 35108.5, overlap = 15.4062
PHY-3002 : Step(88): len = 35038.4, overlap = 13.9062
PHY-3002 : Step(89): len = 34810, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000982948
PHY-3002 : Step(90): len = 34741, overlap = 12.8438
PHY-3002 : Step(91): len = 34779, overlap = 12.7812
PHY-3002 : Step(92): len = 34779, overlap = 12.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.41258e-05
PHY-3002 : Step(93): len = 35870.6, overlap = 37.8125
PHY-3002 : Step(94): len = 36143.3, overlap = 37.4375
PHY-3002 : Step(95): len = 37657.7, overlap = 28.375
PHY-3002 : Step(96): len = 38037.1, overlap = 26.625
PHY-3002 : Step(97): len = 36832.4, overlap = 26.875
PHY-3002 : Step(98): len = 36616.1, overlap = 24.1562
PHY-3002 : Step(99): len = 36681.4, overlap = 23.9062
PHY-3002 : Step(100): len = 36708.9, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82516e-05
PHY-3002 : Step(101): len = 36781.7, overlap = 23.125
PHY-3002 : Step(102): len = 36933.3, overlap = 22.7188
PHY-3002 : Step(103): len = 37177.3, overlap = 21.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.65033e-05
PHY-3002 : Step(104): len = 37502.6, overlap = 20.625
PHY-3002 : Step(105): len = 37502.6, overlap = 20.625
PHY-3002 : Step(106): len = 37148, overlap = 17.25
PHY-3002 : Step(107): len = 37148, overlap = 17.25
PHY-3002 : Step(108): len = 37178.5, overlap = 16.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113007
PHY-3002 : Step(109): len = 37528, overlap = 17.9375
PHY-3002 : Step(110): len = 37528, overlap = 17.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226013
PHY-3002 : Step(111): len = 37656.1, overlap = 17.4375
PHY-3002 : Step(112): len = 37737.3, overlap = 17.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.06 peak overflow 2.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1212.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47272, over cnt = 135(0%), over = 594, worst = 19
PHY-1001 : End global iterations;  0.090373s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 18.20, top10 = 11.39, top15 = 8.22.
PHY-1001 : End incremental global routing;  0.158248s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (29.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4697, tnet num: 1210, tinst num: 883, tnode num: 6028, tedge num: 7889.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.169197s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (73.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345938s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (58.7%)

OPT-1001 : Current memory(MB): used = 222, reserve = 188, peak = 222.
OPT-1001 : End physical optimization;  0.358092s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (56.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 387 LUT to BLE ...
SYN-4008 : Packed 387 LUT and 178 SEQ to BLE.
SYN-4003 : Packing 159 remaining SEQ's ...
SYN-4005 : Packed 77 SEQ with LUT/SLICE
SYN-4006 : 146 single LUT's are left
SYN-4006 : 82 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 469/770 primitive instances ...
PHY-3001 : End packing;  0.035726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 427 instances
RUN-1001 : 196 mslices, 197 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1039 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 425 instances, 393 slices, 18 macros(127 instances: 82 mslices 45 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 37723.2, Over = 28.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.78392e-05
PHY-3002 : Step(113): len = 37145.9, overlap = 28.25
PHY-3002 : Step(114): len = 37224.6, overlap = 28.25
PHY-3002 : Step(115): len = 36736.5, overlap = 27
PHY-3002 : Step(116): len = 36554.1, overlap = 31
PHY-3002 : Step(117): len = 36395, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.56784e-05
PHY-3002 : Step(118): len = 36651.7, overlap = 34.75
PHY-3002 : Step(119): len = 36651.7, overlap = 34.75
PHY-3002 : Step(120): len = 36545.6, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.13569e-05
PHY-3002 : Step(121): len = 37056.9, overlap = 31.25
PHY-3002 : Step(122): len = 37198.1, overlap = 30.75
PHY-3002 : Step(123): len = 37521.6, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.157405s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (19.9%)

PHY-3001 : Trial Legalized: Len = 46656.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0109999
PHY-3002 : Step(124): len = 45131.6, overlap = 0.75
PHY-3002 : Step(125): len = 43923.2, overlap = 3.75
PHY-3002 : Step(126): len = 42573.4, overlap = 6.75
PHY-3002 : Step(127): len = 41960.8, overlap = 7.5
PHY-3002 : Step(128): len = 41885.2, overlap = 7.5
PHY-3002 : Step(129): len = 41047.1, overlap = 7
PHY-3002 : Step(130): len = 40820.4, overlap = 8.25
PHY-3002 : Step(131): len = 40645.2, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43458.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 43498.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 93/1039.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54032, over cnt = 107(0%), over = 236, worst = 8
PHY-1002 : len = 55232, over cnt = 56(0%), over = 87, worst = 6
PHY-1002 : len = 56128, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 56208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139491s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (56.0%)

PHY-1001 : Congestion index: top1 = 27.84, top5 = 18.40, top10 = 13.02, top15 = 9.76.
PHY-1001 : End incremental global routing;  0.205746s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4108, tnet num: 1037, tinst num: 425, tnode num: 5121, tedge num: 7208.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.188325s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.412606s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.5%)

OPT-1001 : Current memory(MB): used = 226, reserve = 192, peak = 226.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 874/1039.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.84, top5 = 18.40, top10 = 13.02, top15 = 9.76.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001633s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.491130s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (79.5%)

RUN-1003 : finish command "place" in  5.663257s wall, 1.406250s user + 0.640625s system = 2.046875s CPU (36.1%)

RUN-1004 : used memory is 209 MB, reserved memory is 177 MB, peak memory is 227 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 427 instances
RUN-1001 : 196 mslices, 197 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1039 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4108, tnet num: 1037, tinst num: 425, tnode num: 5121, tedge num: 7208.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 196 mslices, 197 lslices, 19 pads, 10 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 502 clock pins, and constraint 1013 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53248, over cnt = 101(0%), over = 186, worst = 6
PHY-1002 : len = 54328, over cnt = 47(0%), over = 72, worst = 6
PHY-1002 : len = 54904, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 54976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162054s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 27.54, top5 = 18.46, top10 = 12.92, top15 = 9.59.
PHY-1001 : End global routing;  0.227264s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (34.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 252, reserve = 219, peak = 297.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net fifo_list/wrusedw[0] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 519, reserve = 491, peak = 519.
PHY-1001 : End build detailed router design. 4.012098s wall, 3.609375s user + 0.125000s system = 3.734375s CPU (93.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.056238s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (76.9%)

PHY-1001 : Current memory(MB): used = 552, reserve = 524, peak = 552.
PHY-1001 : End phase 1; 1.067935s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (77.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 165296, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 552, reserve = 524, peak = 552.
PHY-1001 : End initial routed; 5.800143s wall, 4.171875s user + 0.046875s system = 4.218750s CPU (72.7%)

PHY-1001 : Current memory(MB): used = 552, reserve = 524, peak = 552.
PHY-1001 : End phase 2; 5.800199s wall, 4.171875s user + 0.046875s system = 4.218750s CPU (72.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 165192, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.027336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 165184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 4 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.146413s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (64.0%)

PHY-1001 : Current memory(MB): used = 564, reserve = 536, peak = 564.
PHY-1001 : End phase 3; 0.324416s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (67.4%)

PHY-1003 : Routed, final wirelength = 165184
PHY-1001 : Current memory(MB): used = 564, reserve = 536, peak = 564.
PHY-1001 : End export database. 0.012906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  11.478485s wall, 9.046875s user + 0.187500s system = 9.234375s CPU (80.4%)

RUN-1003 : finish command "route" in  12.004201s wall, 9.328125s user + 0.203125s system = 9.531250s CPU (79.4%)

RUN-1004 : used memory is 492 MB, reserved memory is 463 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      661   out of  19600    3.37%
#reg                      359   out of  19600    1.83%
#le                       743
  #lut only               384   out of    743   51.68%
  #reg only                82   out of    743   11.04%
  #lut&reg                277   out of    743   37.28%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                194
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            50
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------+
|Instance              |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------+
|top                   |top            |743    |534     |127     |374     |10      |0       |
|  adc                 |adc_ctrl       |11     |11      |0       |11      |0       |0       |
|  fifo_list           |fifo_ctrl      |129    |71      |36      |60      |8       |0       |
|    fifo_list         |fifo           |121    |63      |36      |52      |8       |0       |
|      ram_inst        |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                  |uart_rx        |58     |52      |6       |35      |0       |0       |
|  tx                  |uart_tx        |108    |87      |8       |36      |0       |0       |
|  type                |type_choice    |114    |106     |8       |64      |0       |0       |
|  cw_top              |CW_TOP_WRAPPER |321    |205     |69      |152     |0       |0       |
|    wrapper_cwc_top   |cwc_top        |321    |205     |69      |152     |0       |0       |
|      cfg_int_inst    |cwc_cfg_int    |85     |52      |0       |76      |0       |0       |
|        reg_inst      |register       |83     |50      |0       |74      |0       |0       |
|        tap_inst      |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst    |trigger        |236    |153     |69      |76      |0       |0       |
|        emb_ctrl_inst |emb_ctrl       |152    |114     |37      |53      |0       |0       |
+-------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       577   
    #2          2       188   
    #3          3        76   
    #4          4        30   
    #5        5-10       76   
    #6        11-50      54   
    #7       101-500     1    
  Average     2.76            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7e8821b229caa754e0fc3182801ee902c33b1daea468334f7e797f123e7746b1 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 425
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1039, pip num: 10247
BIT-1002 : Init feedthrough completely, num: 4
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1497 valid insts, and 27657 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101000110010010110100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.558901s wall, 14.609375s user + 0.125000s system = 14.734375s CPU (575.8%)

RUN-1004 : used memory is 516 MB, reserved memory is 489 MB, peak memory is 697 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230307_233153.log"
