OpenLane Flow Log
=================
Starting OpenLane for design: lab6_verilog_modules
Flow steps:
- Verilog lint
- Synthesis with yosys
- Floorplan
- Placement
- Routing
- Signoff
