{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741380275564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741380275564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 15:44:35 2025 " "Processing started: Fri Mar 07 15:44:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741380275564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380275564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380275564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741380276515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741380276515 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Video_In_Subsystem.qsys " "Elaborating Platform Designer system entity \"Video_In_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380295847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:00 Progress: Loading verilog/Video_In_Subsystem.qsys " "2025.03.07.15:45:00 Progress: Loading verilog/Video_In_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380300613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:01 Progress: Reading input file " "2025.03.07.15:45:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380301046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:01 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\] " "2025.03.07.15:45:01 Progress: Adding Edge_Detection_Subsystem \[Edge_Detection_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380301113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:01 Progress: Reading input file " "2025.03.07.15:45:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380301263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:01 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 15.1\] " "2025.03.07.15:45:01 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380301263 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1) " "Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Filter " "2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 15.1\] " "2025.03.07.15:45:02 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1) " "Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Upsampler " "2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 15.1\] " "2025.03.07.15:45:02 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302530 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1) " "Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection " "2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 15.1\] " "2025.03.07.15:45:02 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1) " "Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection_Router_Controller " "2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:02 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302680 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:02 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 15.1\] " "2025.03.07.15:45:02 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302813 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1) " "Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Merger " "2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 15.1\] " "2025.03.07.15:45:02 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1) " "Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Splitter " "2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Building connections " "2025.03.07.15:45:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Parameterizing connections " "2025.03.07.15:45:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:02 Progress: Validating " "2025.03.07.15:45:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380302896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Done reading input file " "2025.03.07.15:45:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Edge_Detection_Subsystem " "2025.03.07.15:45:03 Progress: Parameterizing module Edge_Detection_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2025.03.07.15:45:03 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:03 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In \[altera_up_avalon_video_decoder 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_CSC \[altera_up_avalon_video_csc 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_CSC " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_CSC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_Chroma_Resampler \[altera_up_avalon_video_chroma_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Chroma_Resampler " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Chroma_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Clipper " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_DMA " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2025.03.07.15:45:03 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Scaler " "2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Building connections " "2025.03.07.15:45:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Parameterizing connections " "2025.03.07.15:45:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Validating " "2025.03.07.15:45:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:03 Progress: Done reading input file " "2025.03.07.15:45:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380303730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes) " "Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Video_In_Subsystem.Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Video_In_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2) " "Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB) " "Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes) " "Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240 " "Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240 " "Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380304146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem: Generating Video_In_Subsystem \"Video_In_Subsystem\" for QUARTUS_SYNTH " "Video_In_Subsystem: Generating Video_In_Subsystem \"Video_In_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380306263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" " "Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: Starting Generation of Colour Space Converter " "Video_In_CSC: Starting Generation of Colour Space Converter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\" " "Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler " "Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\" " "Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380307963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Video_In_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Video_In_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: Starting Generation of Chroma Resampler " "Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\" " "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: Starting Generation of Chroma Resampler " "Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\" " "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: Starting Generation of Video In Edge Detection " "Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\" " "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Starting RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Starting RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen//Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \] " "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen//Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380308129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Done RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Done RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\" " "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: Starting Generation of Video In Stream Router " "Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\" " "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: Starting Generation of Video In Stream Router " "Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\" " "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Subsystem: Done \"Video_In_Subsystem\" with 16 modules, 39 files " "Video_In_Subsystem: Done \"Video_In_Subsystem\" with 16 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380310663 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Video_In_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Video_In_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380311446 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "VGA_Subsystem.qsys " "Elaborating Platform Designer system entity \"VGA_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380311463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:15 Progress: Loading verilog/VGA_Subsystem.qsys " "2025.03.07.15:45:15 Progress: Loading verilog/VGA_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380315262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:15 Progress: Reading input file " "2025.03.07.15:45:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380315696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:15 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:15 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380315762 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380316496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:16 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:16 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380316496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:16 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 15.1\] " "2025.03.07.15:45:16 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380316496 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1) " "VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Alpha_Blender " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317012 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1) " "VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Char_Buffer " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Char_Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317346 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317379 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1) " "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Controller " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317379 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1) " "VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317412 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1) " "VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_PLL " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317462 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1) " "VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_DMA " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1) " "VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_FIFO " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317496 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1) " "VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 15.1\] " "2025.03.07.15:45:17 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317528 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1) " "VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_Scaler " "2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Building connections " "2025.03.07.15:45:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Parameterizing connections " "2025.03.07.15:45:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:17 Progress: Validating " "2025.03.07.15:45:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380317579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:20 Progress: Done reading input file " "2025.03.07.15:45:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380320779 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "VGA_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60 " "VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321495 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL/MTL2 Modules\" " "VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL/MTL2 Modules\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380321512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: Generating VGA_Subsystem \"VGA_Subsystem\" for QUARTUS_SYNTH " "VGA_Subsystem: Generating VGA_Subsystem \"VGA_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380322129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380323062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: Starting Generation of the Alpha Blender " "VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380323986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\" " "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: Starting Generation of Character Buffer " "VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\" " "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: Starting Generation of VGA Controller " "VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\" " "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\" " "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380324245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\" " "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer " "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\" " "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\" " "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler " "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\" " "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: Starting Generation of Video Scaler " "VGA_Pixel_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\" " "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"VGA_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"VGA_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\" " "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"VGA_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"VGA_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: Done \"VGA_Subsystem\" with 15 modules, 28 files " "VGA_Subsystem: Done \"VGA_Subsystem\" with 15 modules, 28 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380325612 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "VGA_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"VGA_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380326429 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Edge_Detection_Subsystem.qsys " "Elaborating Platform Designer system entity \"Edge_Detection_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380326445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:30 Progress: Loading verilog/Edge_Detection_Subsystem.qsys " "2025.03.07.15:45:30 Progress: Loading verilog/Edge_Detection_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380330345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:30 Progress: Reading input file " "2025.03.07.15:45:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380330762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:30 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 15.1\] " "2025.03.07.15:45:30 Progress: Adding Chroma_Filter \[altera_up_avalon_video_chroma_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380330828 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1) " "Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Filter " "2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 15.1\] " "2025.03.07.15:45:32 Progress: Adding Chroma_Upsampler \[altera_up_avalon_video_chroma_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1) " "Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Upsampler " "2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Upsampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 15.1\] " "2025.03.07.15:45:32 Progress: Adding Edge_Detection \[altera_up_avalon_video_edge_detection 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332112 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1) " "Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection " "2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 15.1\] " "2025.03.07.15:45:32 Progress: Adding Edge_Detection_Router_Controller \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1) " "Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection_Router_Controller " "2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection_Router_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:32 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332178 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:32 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 15.1\] " "2025.03.07.15:45:32 Progress: Adding Video_Stream_Merger \[altera_up_avalon_video_stream_router 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332295 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1) " "Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Merger " "2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Merger" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 15.1\] " "2025.03.07.15:45:32 Progress: Adding Video_Stream_Splitter \[altera_up_avalon_video_stream_router 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1) " "Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Splitter " "2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Splitter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Building connections " "2025.03.07.15:45:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Parameterizing connections " "2025.03.07.15:45:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Validating " "2025.03.07.15:45:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:32 Progress: Done reading input file " "2025.03.07.15:45:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380332795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380333045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes) " "Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380333045 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380333045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: Generating Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" for QUARTUS_SYNTH " "Edge_Detection_Subsystem: Generating Edge_Detection_Subsystem \"Edge_Detection_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380333762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: Starting Generation of Chroma Resampler " "Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\" " "Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: Starting Generation of Chroma Resampler " "Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\" " "Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: Starting Generation of Video In Edge Detection " "Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\" " "Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Starting RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Starting RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen//Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \] " "Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen//Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380334495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: Done RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller' " "Edge_Detection_Router_Controller: Done RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\" " "Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: Starting Generation of Video In Stream Router " "Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\" " "Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: Starting Generation of Video In Stream Router " "Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\" " "Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Edge_Detection_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Edge_Detection_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Edge_Detection_Subsystem: Done \"Edge_Detection_Subsystem\" with 8 modules, 16 files " "Edge_Detection_Subsystem: Done \"Edge_Detection_Subsystem\" with 8 modules, 16 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380335495 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Edge_Detection_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Edge_Detection_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380336261 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "D5M_Subsystem.qsys " "Elaborating Platform Designer system entity \"D5M_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380336262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:40 Progress: Loading verilog/D5M_Subsystem.qsys " "2025.03.07.15:45:40 Progress: Loading verilog/D5M_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380340211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:40 Progress: Reading input file " "2025.03.07.15:45:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380340628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:40 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 15.1\] " "2025.03.07.15:45:40 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380340711 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1) " "Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Bayer_Resampler " "2025.03.07.15:45:42 Progress: Parameterizing module Bayer_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 15.1\] " "2025.03.07.15:45:42 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1) " "D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module D5M_Config " "2025.03.07.15:45:42 Progress: Parameterizing module D5M_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:42 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342361 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:42 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Video_In \[altera_up_avalon_video_decoder 15.1\] " "2025.03.07.15:45:42 Progress: Adding Video_In \[altera_up_avalon_video_decoder 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342478 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1) " "Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Video_In " "2025.03.07.15:45:42 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 15.1\] " "2025.03.07.15:45:42 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342495 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1) " "Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Clipper " "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 15.1\] " "2025.03.07.15:45:42 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342529 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1) " "Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_DMA " "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\] " "2025.03.07.15:45:42 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342545 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1) " "Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 15.1\] " "2025.03.07.15:45:42 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342578 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1) " "Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Scaler " "2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Building connections " "2025.03.07.15:45:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Parameterizing connections " "2025.03.07.15:45:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Validating " "2025.03.07.15:45:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:42 Progress: Done reading input file " "2025.03.07.15:45:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512 " "D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "D5M_Subsystem.Bayer_Resampler: \"Video Source\" (device) \"5MP daughtercard (THDB_D5M)\" is out of range: \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "D5M_Subsystem.Bayer_Resampler: \"Video Source\" (device) \"5MP daughtercard (THDB_D5M)\" is out of range: \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "D5M_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern) " "D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "D5M_Subsystem.Video_In: \"Video-In Source\" (video_source) \"5MP Daughtercard (THDB_D5M)\" is out of range: \"On-board Video In (NTSC or PAL)\", \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "D5M_Subsystem.Video_In: \"Video-In Source\" (video_source) \"5MP Daughtercard (THDB_D5M)\" is out of range: \"On-board Video In (NTSC or PAL)\", \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960 " "D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240 " "D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380342978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: Generating D5M_Subsystem \"D5M_Subsystem\" for QUARTUS_SYNTH " "D5M_Subsystem: Generating D5M_Subsystem \"D5M_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380343711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler " "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\" " "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: Starting Generation of Audio and Video Config " "D5M_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\" " "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"D5M_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"D5M_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: Done \"D5M_Subsystem\" with 9 modules, 38 files " "D5M_Subsystem: Done \"D5M_Subsystem\" with 9 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380344711 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "D5M_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"D5M_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380345478 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Computer_System.qsys " "Elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380345478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:49 Progress: Loading verilog/Computer_System.qsys " "2025.03.07.15:45:49 Progress: Loading verilog/Computer_System.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380349361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:49 Progress: Reading input file " "2025.03.07.15:45:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380349844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:49 Progress: Adding ADC \[altera_up_avalon_adc 18.0\] " "2025.03.07.15:45:49 Progress: Adding ADC \[altera_up_avalon_adc 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380349961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:51 Progress: Parameterizing module ADC " "2025.03.07.15:45:51 Progress: Parameterizing module ADC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380351211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:51 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\] " "2025.03.07.15:45:51 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380351211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing module ARM_A9_HPS " "2025.03.07.15:45:52 Progress: Parameterizing module ARM_A9_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\] " "2025.03.07.15:45:52 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing module AV_Config " "2025.03.07.15:45:52 Progress: Parameterizing module AV_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\] " "2025.03.07.15:45:52 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Reading input file " "2025.03.07.15:45:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Adding Audio \[altera_up_avalon_audio 15.1\] " "2025.03.07.15:45:52 Progress: Adding Audio \[altera_up_avalon_audio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352544 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1) " "Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing module Audio " "2025.03.07.15:45:52 Progress: Parameterizing module Audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 15.1\] " "2025.03.07.15:45:52 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352561 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1) " "Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing module Audio_PLL " "2025.03.07.15:45:52 Progress: Parameterizing module Audio_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:52 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352611 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:52 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Building connections " "2025.03.07.15:45:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Parameterizing connections " "2025.03.07.15:45:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:52 Progress: Validating " "2025.03.07.15:45:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380352677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:56 Progress: Done reading input file " "2025.03.07.15:45:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380356227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:56 Progress: Parameterizing module Audio_Subsystem " "2025.03.07.15:45:56 Progress: Parameterizing module Audio_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380356777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:56 Progress: Adding D5M_Subsystem \[D5M_Subsystem 1.0\] " "2025.03.07.15:45:56 Progress: Adding D5M_Subsystem \[D5M_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380356777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:56 Progress: Reading input file " "2025.03.07.15:45:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380356911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:56 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 15.1\] " "2025.03.07.15:45:56 Progress: Adding Bayer_Resampler \[altera_up_avalon_video_bayer_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380356911 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1) " "Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Bayer_Resampler " "2025.03.07.15:45:57 Progress: Parameterizing module Bayer_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 15.1\] " "2025.03.07.15:45:57 Progress: Adding D5M_Config \[altera_up_avalon_audio_and_video_config 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1) " "D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module D5M_Config " "2025.03.07.15:45:57 Progress: Parameterizing module D5M_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:57 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:57 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Video_In \[altera_up_avalon_video_decoder 15.1\] " "2025.03.07.15:45:57 Progress: Adding Video_In \[altera_up_avalon_video_decoder 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357127 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1) " "Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Video_In " "2025.03.07.15:45:57 Progress: Parameterizing module Video_In" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 15.1\] " "2025.03.07.15:45:57 Progress: Adding Video_In_Clipper \[altera_up_avalon_video_clipper 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1) " "Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Clipper " "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 15.1\] " "2025.03.07.15:45:57 Progress: Adding Video_In_DMA \[altera_up_avalon_video_dma_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1) " "Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_DMA " "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\] " "2025.03.07.15:45:57 Progress: Adding Video_In_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1) " "Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_RGB_Resampler " "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 15.1\] " "2025.03.07.15:45:57 Progress: Adding Video_In_Scaler \[altera_up_avalon_video_scaler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357160 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1) " "Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Scaler " "2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Building connections " "2025.03.07.15:45:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing connections " "2025.03.07.15:45:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Validating " "2025.03.07.15:45:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Done reading input file " "2025.03.07.15:45:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module D5M_Subsystem " "2025.03.07.15:45:57 Progress: Parameterizing module D5M_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Expansion_JP1 \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Expansion_JP1 " "2025.03.07.15:45:57 Progress: Parameterizing module Expansion_JP1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\] " "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_00000000 " "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\] " "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF600000 " "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\] " "2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF800000 " "2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module HEX3_HEX0 " "2025.03.07.15:45:57 Progress: Parameterizing module HEX3_HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module HEX5_HEX4 " "2025.03.07.15:45:57 Progress: Parameterizing module HEX5_HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\] " "2025.03.07.15:45:57 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer " "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\] " "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2 " "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\] " "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core " "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\] " "2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core_2 " "2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding IrDA \[altera_up_avalon_irda 18.0\] " "2025.03.07.15:45:57 Progress: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module IrDA " "2025.03.07.15:45:57 Progress: Parameterizing module IrDA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_2nd_Core " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_0 " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_1 " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\] " "2025.03.07.15:45:57 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_HPS_Bridge " "2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module LEDs " "2025.03.07.15:45:57 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\] " "2025.03.07.15:45:57 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Nios2 " "2025.03.07.15:45:57 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\] " "2025.03.07.15:45:57 Progress: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_2nd_Core " "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\] " "2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point " "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\] " "2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point_2nd_Core " "2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2025.03.07.15:45:57 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Onchip_SRAM " "2025.03.07.15:45:57 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding PS2_Port \[altera_up_avalon_ps2 18.0\] " "2025.03.07.15:45:57 Progress: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port " "2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\] " "2025.03.07.15:45:57 Progress: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port_Dual " "2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port_Dual" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\] " "2025.03.07.15:45:57 Progress: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Pixel_DMA_Addr_Translation " "2025.03.07.15:45:57 Progress: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Pushbuttons " "2025.03.07.15:45:57 Progress: Parameterizing module Pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2025.03.07.15:45:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module SDRAM " "2025.03.07.15:45:57 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\] " "2025.03.07.15:45:57 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module Slider_Switches " "2025.03.07.15:45:57 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\] " "2025.03.07.15:45:57 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Parameterizing module SysID " "2025.03.07.15:45:57 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:57 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\] " "2025.03.07.15:45:57 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380357977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module System_PLL " "2025.03.07.15:45:58 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\] " "2025.03.07.15:45:58 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Reading input file " "2025.03.07.15:45:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:45:58 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358161 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:45:58 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358161 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1) " "VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Alpha_Blender " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Char_Buffer \[altera_up_avalon_video_character_buffer_with_dma 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358176 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1) " "VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Char_Buffer " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Char_Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358177 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1 " "Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1) " "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Controller " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1) " "VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_PLL \[altera_up_avalon_video_pll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358211 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1) " "VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_PLL " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_pixel_buffer_dma 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358243 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1) " "VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_DMA " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1) " "VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_FIFO " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1) " "VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 15.1\] " "2025.03.07.15:45:58 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1) " "VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_Scaler " "2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Building connections " "2025.03.07.15:45:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Parameterizing connections " "2025.03.07.15:45:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Validating " "2025.03.07.15:45:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:58 Progress: Done reading input file " "2025.03.07.15:45:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380358676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Parameterizing module VGA_Subsystem " "2025.03.07.15:45:59 Progress: Parameterizing module VGA_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\] " "2025.03.07.15:45:59 Progress: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Parameterizing module Video_In_DMA_Addr_Translation " "2025.03.07.15:45:59 Progress: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Building connections " "2025.03.07.15:45:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Parameterizing connections " "2025.03.07.15:45:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:45:59 Progress: Validating " "2025.03.07.15:45:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380359310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:46:09 Progress: Done reading input file " "2025.03.07.15:46:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380369793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63 " "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512 " "Computer_System.D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Computer_System.D5M_Subsystem.Bayer_Resampler: \"Video Source\" (device) \"5MP daughtercard (THDB_D5M)\" is out of range: \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "Computer_System.D5M_Subsystem.Bayer_Resampler: \"Video Source\" (device) \"5MP daughtercard (THDB_D5M)\" is out of range: \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern) " "Computer_System.D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Computer_System.D5M_Subsystem.Video_In: \"Video-In Source\" (video_source) \"5MP Daughtercard (THDB_D5M)\" is out of range: \"On-board Video In (NTSC or PAL)\", \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "Computer_System.D5M_Subsystem.Video_In: \"Video-In Source\" (video_source) \"5MP Daughtercard (THDB_D5M)\" is out of range: \"On-board Video In (NTSC or PAL)\", \"1.3MP Digital Camera (TRDB_DC2)\", \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960 " "Computer_System.D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes) " "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240 " "Computer_System.D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2) " "Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: Time stamp will be automatically updated when this component is generated. " "Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.System_PLL: Refclk Freq: 50.0 " "Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60 " "Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\" " "Computer_System.VGA_Subsystem.VGA_PLL: \"Video In Device\" (camera) \"5MP Digital Camera\" is out of range: \"5MP Digital Camera (THDB_D5M)\", \"8MP Digital Camera (D8M-GPIO)\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL/MTL2 Modules\" " "Computer_System.VGA_Subsystem.VGA_PLL: \"LCD Device\" (lcd) \"7\" LCD on VEEK-MT and MTL Module\" is out of range: \"2.4\" LCD on LT24\", \"4.3\" LCD (TRDB_LTM)\", \"8\" LCD on TPad/VEEK\", \"7\" LCD on VEEK-MT and MTL/MTL2 Modules\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480 " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2) " "Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380374310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH " "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380377110 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380393026 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380393026 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380393026 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380393026 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380402625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: Starting Generation of ADC Controller for DE-series Board " "ADC: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380406958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0002_sopcgen/Computer_System_ADC.v " "ADC: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0002_sopcgen/Computer_System_ADC.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380406958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\" " "ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380409830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\" " "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380409832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63 " "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380410458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380410858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\" " "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380412325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: Starting Generation of Audio and Video Config " "AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380412336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\" " "AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380412375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\" " "Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380413475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Subsystem: \"Computer_System\" instantiated D5M_Subsystem \"D5M_Subsystem\" " "D5M_Subsystem: \"Computer_System\" instantiated D5M_Subsystem \"D5M_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380413791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: Starting RTL generation for module 'Computer_System_Expansion_JP1' " "Expansion_JP1: Starting RTL generation for module 'Computer_System_Expansion_JP1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380413817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  \] " "Expansion_JP1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380413817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: Done RTL generation for module 'Computer_System_Expansion_JP1' " "Expansion_JP1: Done RTL generation for module 'Computer_System_Expansion_JP1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380415158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP1: \"Computer_System\" instantiated altera_avalon_pio \"Expansion_JP1\" " "Expansion_JP1: \"Computer_System\" instantiated altera_avalon_pio \"Expansion_JP1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380415175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\" " "F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380415191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380415191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380415191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380416408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\" " "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380416425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380416425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380416425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380417325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\" " "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380417341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380417358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380417358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IrDA: Starting Generation of RS232 UART " "IrDA: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "IrDA: \"Computer_System\" instantiated altera_up_avalon_irda \"IrDA\" " "IrDA: \"Computer_System\" instantiated altera_up_avalon_irda \"IrDA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380418475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380419591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380419608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380419975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Computer_System_LEDs' " "LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380419975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380419975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Computer_System_LEDs' " "LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_2nd_Core: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2_2nd_Core\" " "Nios2_2nd_Core: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2_2nd_Core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\" " "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380421758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PS2_Port: Starting Generation of PS2 Controller " "PS2_Port: Starting Generation of PS2 Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PS2_Port: \"Computer_System\" instantiated altera_up_avalon_ps2 \"PS2_Port\" " "PS2_Port: \"Computer_System\" instantiated altera_up_avalon_ps2 \"PS2_Port\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\" " "Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380423941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380425075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\" " "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380425091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380425091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380425091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380426824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380427574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380428291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\" " "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380429041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\" " "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380429058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\" " "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380429074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\" " "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380429091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380438507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380438674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380438857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380439924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380440958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380441157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380441324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380441491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380441674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380441841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380442891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380443941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380444107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380444274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380444441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380444624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380452024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: Starting Generation of Audio Controller " "Audio: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\" " "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453640 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_sync_fifo.v " "Overwriting different file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_sync_fifo.v" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380453657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\" " "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler " "Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\" " "Bayer_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_bayer_resampler \"Bayer_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: Starting Generation of Audio and Video Config " "D5M_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\" " "D5M_Config: \"D5M_Subsystem\" instantiated altera_up_avalon_audio_and_video_config \"D5M_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_serial_bus_controller.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_slow_clock_generator.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_dc2.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_d5m.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_lcm.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ltm.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2i_150.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de10_standard.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_audio.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: Starting Generation of Video In Decoder " "Video_In: Starting Generation of Video In Decoder" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\" " "Video_In: \"D5M_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: Starting generation of the video clipper " "Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\" " "Video_In_Clipper: \"D5M_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: Starting Generation of Video DMA Controller " "Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\" " "Video_In_DMA: \"D5M_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler " "Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\" " "Video_In_RGB_Resampler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: Starting Generation of Video Scaler " "Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\" " "Video_In_Scaler: \"D5M_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380454957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:38 (*) Starting Nios II generation " "Cpu: # 2025.03.07 15:47:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:38 (*)   Checking for plaintext license. " "Cpu: # 2025.03.07 15:47:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.07 15:47:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.07 15:47:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:39 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.07 15:47:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:39 (*)   Plaintext license not found. " "Cpu: # 2025.03.07 15:47:39 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:39 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.03.07 15:47:39 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.07 15:47:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.07 15:47:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.07 15:47:42 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.03.07 15:47:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.07 15:47:42 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)   Creating all objects for CPU " "Cpu: # 2025.03.07 15:47:42 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)     Testbench " "Cpu: # 2025.03.07 15:47:42 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)     Instruction decoding " "Cpu: # 2025.03.07 15:47:42 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:42 (*)       Instruction fields " "Cpu: # 2025.03.07 15:47:42 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:43 (*)       Instruction decodes " "Cpu: # 2025.03.07 15:47:43 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:43 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.03.07 15:47:43 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:43 (*)       Instruction controls " "Cpu: # 2025.03.07 15:47:43 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:43 (*)     Pipeline frontend " "Cpu: # 2025.03.07 15:47:43 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:43 (*)     Pipeline backend " "Cpu: # 2025.03.07 15:47:43 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:45 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.07 15:47:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:47 (*)   Creating encrypted RTL " "Cpu: # 2025.03.07 15:47:47 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:48 (*) Done Nios II generation " "Cpu: # 2025.03.07 15:47:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu' " "Cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380468373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:49 (*) Starting Nios II generation " "Cpu: # 2025.03.07 15:47:49 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:49 (*)   Checking for plaintext license. " "Cpu: # 2025.03.07 15:47:49 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.07 15:47:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.07 15:47:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:51 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.07 15:47:51 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:51 (*)   Plaintext license not found. " "Cpu: # 2025.03.07 15:47:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:51 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.03.07 15:47:51 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.07 15:47:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.07 15:47:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.07 15:47:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.03.07 15:47:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.07 15:47:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)   Creating all objects for CPU " "Cpu: # 2025.03.07 15:47:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)     Testbench " "Cpu: # 2025.03.07 15:47:53 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)     Instruction decoding " "Cpu: # 2025.03.07 15:47:53 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)       Instruction fields " "Cpu: # 2025.03.07 15:47:53 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:53 (*)       Instruction decodes " "Cpu: # 2025.03.07 15:47:53 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:54 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.03.07 15:47:54 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:54 (*)       Instruction controls " "Cpu: # 2025.03.07 15:47:54 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:54 (*)     Pipeline frontend " "Cpu: # 2025.03.07 15:47:54 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:54 (*)     Pipeline backend " "Cpu: # 2025.03.07 15:47:54 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:56 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.07 15:47:56 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:58 (*)   Creating encrypted RTL " "Cpu: # 2025.03.07 15:47:58 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.07 15:47:58 (*) Done Nios II generation " "Cpu: # 2025.03.07 15:47:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu' " "Cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2_2nd_Core\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2_2nd_Core\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: Starting Generation of the Alpha Blender " "VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380478973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\" " "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: Starting Generation of Character Buffer " "VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\" " "VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: Starting Generation of VGA Controller " "VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\" " "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\" " "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\" " "VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer " "VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\" " "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\" " "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler " "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\" " "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: Starting Generation of Video Scaler " "VGA_Pixel_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\" " "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380479973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ADC_adc_slave_translator\" " "ADC_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ADC_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_lw_axi_master_agent\" " "ARM_A9_HPS_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ADC_adc_slave_agent\" " "ADC_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ADC_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_027: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_027\" " "Router_027: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_029: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_029\" " "Router_029: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_029\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_034: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_034\" " "Router_034: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_034\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_035: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_035\" " "Router_035: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_035\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_036: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_036\" " "Router_036: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_036\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_037: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_037\" " "Router_037: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_037\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_038: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_038\" " "Router_038: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_038\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_039: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_039\" " "Router_039: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_039\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_040: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_040\" " "Router_040: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_040\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_043: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_043\" " "Router_043: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_043\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_044: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_044\" " "Router_044: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_044\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_047: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_047\" " "Router_047: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_047\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380480990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_048: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_048\" " "Router_048: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_048\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\" " "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_adc_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ADC_adc_slave_burst_adapter\" " "ADC_adc_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ADC_adc_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\" " "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\" " "Cmd_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\" " "Cmd_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_010\" " "Cmd_demux_010: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_011\" " "Cmd_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_014: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_014\" " "Cmd_mux_014: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_016: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_016\" " "Cmd_mux_016: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_022: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_022\" " "Cmd_mux_022: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_024: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_024\" " "Cmd_mux_024: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_025: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_025\" " "Cmd_mux_025: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_025\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_027: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_027\" " "Cmd_mux_027: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_030: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_030\" " "Cmd_mux_030: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_030\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_014: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_014\" " "Rsp_demux_014: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\" " "Rsp_demux_016: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_022: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_022\" " "Rsp_demux_022: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_024: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_024\" " "Rsp_demux_024: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_025: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_025\" " "Rsp_demux_025: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_025\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_027: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_027\" " "Rsp_demux_027: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_027\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\" " "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_007\" " "Rsp_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_008\" " "Rsp_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_011\" " "Rsp_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter\" " "Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380481823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_022\" " "Avalon_st_adapter_022: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_024\" " "Avalon_st_adapter_024: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\" " "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380482506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\" " "Video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_022\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_022\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_024\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_024\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Done \"Computer_System\" with 148 modules, 291 files " "Computer_System: Done \"Computer_System\" with 148 modules, 291 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380509372 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Computer_System.qsys " "Finished elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380512339 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Audio_Subsystem.qsys " "Elaborating Platform Designer system entity \"Audio_Subsystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380512389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:36 Progress: Loading verilog/Audio_Subsystem.qsys " "2025.03.07.15:48:36 Progress: Loading verilog/Audio_Subsystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380516556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:37 Progress: Reading input file " "2025.03.07.15:48:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380517022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:37 Progress: Adding Audio \[altera_up_avalon_audio 15.1\] " "2025.03.07.15:48:37 Progress: Adding Audio \[altera_up_avalon_audio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380517105 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1) " "Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Parameterizing module Audio " "2025.03.07.15:48:38 Progress: Parameterizing module Audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 15.1\] " "2025.03.07.15:48:38 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518089 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1) " "Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Parameterizing module Audio_PLL " "2025.03.07.15:48:38 Progress: Parameterizing module Audio_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Adding Sys_Clk \[clock_source 15.1\] " "2025.03.07.15:48:38 Progress: Adding Sys_Clk \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518171 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_Clk: Used clock_source 18.1 (instead of 15.1) " "Sys_Clk: Used clock_source 18.1 (instead of 15.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Parameterizing module Sys_Clk " "2025.03.07.15:48:38 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Building connections " "2025.03.07.15:48:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Parameterizing connections " "2025.03.07.15:48:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:38 Progress: Validating " "2025.03.07.15:48:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380518372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.07.15:48:42 Progress: Done reading input file " "2025.03.07.15:48:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380522239 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem. " "Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380522905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: Generating Audio_Subsystem \"Audio_Subsystem\" for QUARTUS_SYNTH " "Audio_Subsystem: Generating Audio_Subsystem \"Audio_Subsystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380523489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: Starting Generation of Audio Controller " "Audio: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380524989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\" " "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380525105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\" " "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380526005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Audio_Subsystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Audio_Subsystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380526005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380526104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"Audio_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"Audio_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380526106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: Done \"Audio_Subsystem\" with 6 modules, 14 files " "Audio_Subsystem: Done \"Audio_Subsystem\" with 6 modules, 14 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380526106 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Audio_Subsystem.qsys " "Finished elaborating Platform Designer system entity \"Audio_Subsystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380526939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_ece332_2021/lab2_ece332_2021/verilog/de1_soc_with_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_ece332_2021/lab2_ece332_2021/verilog/de1_soc_with_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_With_D5M " "Found entity 1: DE1_SoC_With_D5M" {  } { { "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem " "Found entity 1: Video_In_Subsystem" {  } { { "db/ip/video_in_subsystem/video_in_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/video_in_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In " "Found entity 1: Video_In_Subsystem_Video_In" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_CSC " "Found entity 1: Video_In_Subsystem_Video_In_CSC" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Video_In_Subsystem_Video_In_Clipper" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_DMA " "Found entity 1: Video_In_Subsystem_Video_In_DMA" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Video_In_Subsystem_Video_In_Scaler" {  } { { "db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/video_in_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem " "Found entity 1: VGA_Subsystem" {  } { { "db/ip/vga_subsystem/vga_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: VGA_Subsystem_VGA_Alpha_Blender" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: VGA_Subsystem_VGA_Char_Buffer" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Controller " "Found entity 1: VGA_Subsystem_VGA_Controller" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_PLL " "Found entity 1: VGA_Subsystem_VGA_PLL" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: VGA_Subsystem_VGA_PLL_video_pll" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: VGA_Subsystem_VGA_Pixel_DMA" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter " "Found entity 1: VGA_Subsystem_avalon_st_adapter" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/vga_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380538988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380538988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem " "Found entity 1: Edge_Detection_Subsystem" {  } { { "db/ip/edge_detection_subsystem/edge_detection_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/edge_detection_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Edge_Detection_Subsystem_Chroma_Filter" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Edge_Detection_Subsystem_Edge_Detection" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/d5m_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/d5m_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem " "Found entity 1: D5M_Subsystem" {  } { { "db/ip/d5m_subsystem/d5m_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/d5m_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Bayer_Resampler " "Found entity 1: D5M_Subsystem_Bayer_Resampler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_D5M_Config " "Found entity 1: D5M_Subsystem_D5M_Config" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In " "Found entity 1: D5M_Subsystem_Video_In" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_Clipper " "Found entity 1: D5M_Subsystem_Video_In_Clipper" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_DMA " "Found entity 1: D5M_Subsystem_Video_In_DMA" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_RGB_Resampler " "Found entity 1: D5M_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 D5M_Subsystem_Video_In_Scaler " "Found entity 1: D5M_Subsystem_Video_In_Scaler" {  } { { "db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/d5m_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539372 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380539372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "db/ip/computer_system/computer_system.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/computer_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "db/ip/computer_system/submodules/computer_system_adc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_adc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "db/ip/computer_system/submodules/computer_system_av_config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_av_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem " "Found entity 1: Computer_System_D5M_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Bayer_Resampler " "Found entity 1: Computer_System_D5M_Subsystem_Bayer_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_D5M_Config " "Found entity 1: Computer_System_D5M_Subsystem_D5M_Config" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In " "Found entity 1: Computer_System_D5M_Subsystem_Video_In" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_Clipper" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_D5M_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_D5M_Subsystem_Video_In_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380539988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380539988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP1 " "Found entity 1: Computer_System_Expansion_JP1" {  } { { "db/ip/computer_system/submodules/computer_system_expansion_jp1.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_expansion_jp1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "db/ip/computer_system/submodules/computer_system_hex3_hex0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "db/ip/computer_system/submodules/computer_system_hex5_hex4.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "db/ip/computer_system/submodules/computer_system_interval_timer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "db/ip/computer_system/submodules/computer_system_irda.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irda.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540105 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540105 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540105 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "db/ip/computer_system/submodules/computer_system_leds.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "db/ip/computer_system/submodules/computer_system_nios2.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380540239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380540239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380541272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380541272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "db/ip/computer_system/submodules/computer_system_ps2_port.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_ps2_port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "db/ip/computer_system/submodules/computer_system_pushbuttons.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542355 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(236) " "Verilog HDL warning at computer_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1741380542372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(237) " "Verilog HDL warning at computer_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1741380542372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542388 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "db/ip/computer_system/submodules/computer_system_slider_switches.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_slider_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "db/ip/computer_system/submodules/computer_system_sysid.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_022 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_024 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380542988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380542988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_011 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_014 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_014" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_016 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_016" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_022 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_024 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_025 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_025" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_027 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_030 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_030" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543421 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543456 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543488 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543521 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543555 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543588 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543621 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543655 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_008 " "Found entity 2: Computer_System_mm_interconnect_0_router_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543688 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543705 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_011 " "Found entity 2: Computer_System_mm_interconnect_0_router_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543722 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_013_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543772 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_013 " "Found entity 2: Computer_System_mm_interconnect_0_router_013" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_027_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_027_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543805 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_027 " "Found entity 2: Computer_System_mm_interconnect_0_router_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_029_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543838 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_029 " "Found entity 2: Computer_System_mm_interconnect_0_router_029" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_034.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_034.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_034.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_034.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_034_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_034_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543855 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_034 " "Found entity 2: Computer_System_mm_interconnect_0_router_034" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_035.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_035.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_035.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_035.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_035_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_035_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543888 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_035 " "Found entity 2: Computer_System_mm_interconnect_0_router_035" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_036_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543905 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_036 " "Found entity 2: Computer_System_mm_interconnect_0_router_036" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_037_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_037 " "Found entity 2: Computer_System_mm_interconnect_0_router_037" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543988 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380543988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380543988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380543988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_039_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_039 " "Found entity 2: Computer_System_mm_interconnect_0_router_039" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_040.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_040.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_040_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544038 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_040 " "Found entity 2: Computer_System_mm_interconnect_0_router_040" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_043.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_043.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_043.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_043.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_043_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_043_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544055 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_043 " "Found entity 2: Computer_System_mm_interconnect_0_router_043" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_044.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_044.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_044_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544088 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_044 " "Found entity 2: Computer_System_mm_interconnect_0_router_044" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_047_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_047_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_047 " "Found entity 2: Computer_System_mm_interconnect_0_router_047" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_048.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_048.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_048_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544121 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_048 " "Found entity 2: Computer_System_mm_interconnect_0_router_048" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_014 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_014" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_016 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_016" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_022 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_022" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_024 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_024" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_025 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_025" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_027 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_027" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_004 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_011 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544588 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380544607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544622 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/computer_system/submodules/altera_address_span_extender.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380544988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380544988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545055 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545221 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545388 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545388 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545388 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380545405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545538 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/computer_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545788 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380545788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380545989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380545989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/computer_system/submodules/altera_up_clock_edge.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "db/ip/computer_system/submodules/altera_up_irda_counters.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "db/ip/computer_system/submodules/altera_up_ps2.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "db/ip/computer_system/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "db/ip/computer_system/submodules/altera_up_ps2_data_in.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/computer_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_add.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741380546571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380546588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380546588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/computer_system/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/computer_system/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/computer_system/submodules/fpoint_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem " "Found entity 1: Audio_Subsystem" {  } { { "db/ip/audio_subsystem/audio_subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/audio_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio " "Found entity 1: Audio_Subsystem_Audio" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio_PLL " "Found entity 1: Audio_Subsystem_Audio_PLL" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/audio_subsystem/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741380547971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380547971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741380547971 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(318) " "Verilog HDL or VHDL warning at computer_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1741380548171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(328) " "Verilog HDL or VHDL warning at computer_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1741380548171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(338) " "Verilog HDL or VHDL warning at computer_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1741380548171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "computer_system_sdram.v(682) " "Verilog HDL or VHDL warning at computer_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1741380548171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_With_D5M " "Elaborating entity \"DE1_SoC_With_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741380556471 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_With_D5M.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_With_D5M.v(261) has no driver" {  } { { "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" "" { Text "C:/intelFPGA_lite/18.1/ECE 3/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1741380556471 "|DE1_SoC_With_D5M"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741380556471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECE 3/output_files/Lab2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE 3/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380556855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 91 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741380560804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 07 15:49:20 2025 " "Processing ended: Fri Mar 07 15:49:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741380560804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:45 " "Elapsed time: 00:04:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741380560804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:06:48 " "Total CPU time (on all processors): 00:06:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741380560804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741380560804 ""}
