
car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c240  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  0800c428  0800c428  0000d428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb04  0800cb04  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cb04  0800cb04  0000db04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb0c  0800cb0c  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb0c  0800cb0c  0000db0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cb10  0800cb10  0000db10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800cb14  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000844  200001d4  0800cce8  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a18  0800cce8  0000ea18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015266  00000000  00000000  0000e1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003993  00000000  00000000  00023463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  00026df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001000  00000000  00000000  00028288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d235  00000000  00000000  00029288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b0cc  00000000  00000000  000464bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3f4b  00000000  00000000  00061589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001054d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006900  00000000  00000000  00105518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003d  00000000  00000000  0010be18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800c410 	.word	0x0800c410

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	0800c410 	.word	0x0800c410

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800028a:	2afd      	cmp	r2, #253	@ 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	@ 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_f2uiz>:
 8000da8:	0042      	lsls	r2, r0, #1
 8000daa:	d20e      	bcs.n	8000dca <__aeabi_f2uiz+0x22>
 8000dac:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000db0:	d30b      	bcc.n	8000dca <__aeabi_f2uiz+0x22>
 8000db2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000db6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dba:	d409      	bmi.n	8000dd0 <__aeabi_f2uiz+0x28>
 8000dbc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000dc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dc4:	fa23 f002 	lsr.w	r0, r3, r2
 8000dc8:	4770      	bx	lr
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	4770      	bx	lr
 8000dd0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000dd4:	d101      	bne.n	8000dda <__aeabi_f2uiz+0x32>
 8000dd6:	0242      	lsls	r2, r0, #9
 8000dd8:	d102      	bne.n	8000de0 <__aeabi_f2uiz+0x38>
 8000dda:	f04f 30ff 	mov.w	r0, #4294967295
 8000dde:	4770      	bx	lr
 8000de0:	f04f 0000 	mov.w	r0, #0
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <__aeabi_d2lz>:
 8000de8:	b538      	push	{r3, r4, r5, lr}
 8000dea:	2200      	movs	r2, #0
 8000dec:	2300      	movs	r3, #0
 8000dee:	4604      	mov	r4, r0
 8000df0:	460d      	mov	r5, r1
 8000df2:	f7ff ff03 	bl	8000bfc <__aeabi_dcmplt>
 8000df6:	b928      	cbnz	r0, 8000e04 <__aeabi_d2lz+0x1c>
 8000df8:	4620      	mov	r0, r4
 8000dfa:	4629      	mov	r1, r5
 8000dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e00:	f000 b80a 	b.w	8000e18 <__aeabi_d2ulz>
 8000e04:	4620      	mov	r0, r4
 8000e06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000e0a:	f000 f805 	bl	8000e18 <__aeabi_d2ulz>
 8000e0e:	4240      	negs	r0, r0
 8000e10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e14:	bd38      	pop	{r3, r4, r5, pc}
 8000e16:	bf00      	nop

08000e18 <__aeabi_d2ulz>:
 8000e18:	b5d0      	push	{r4, r6, r7, lr}
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <__aeabi_d2ulz+0x34>)
 8000e1e:	4606      	mov	r6, r0
 8000e20:	460f      	mov	r7, r1
 8000e22:	f7ff fc79 	bl	8000718 <__aeabi_dmul>
 8000e26:	f7ff ff4f 	bl	8000cc8 <__aeabi_d2uiz>
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	f7ff fbfa 	bl	8000624 <__aeabi_ui2d>
 8000e30:	2200      	movs	r2, #0
 8000e32:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <__aeabi_d2ulz+0x38>)
 8000e34:	f7ff fc70 	bl	8000718 <__aeabi_dmul>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	4630      	mov	r0, r6
 8000e3e:	4639      	mov	r1, r7
 8000e40:	f7ff fab2 	bl	80003a8 <__aeabi_dsub>
 8000e44:	f7ff ff40 	bl	8000cc8 <__aeabi_d2uiz>
 8000e48:	4621      	mov	r1, r4
 8000e4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e4c:	3df00000 	.word	0x3df00000
 8000e50:	41f00000 	.word	0x41f00000

08000e54 <buzzer_on>:
 */

#include "Buzzer.h"

void buzzer_on()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e5e:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <buzzer_on+0x14>)
 8000e60:	f003 fa9d 	bl	800439e <HAL_GPIO_WritePin>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40010800 	.word	0x40010800

08000e6c <buzzer_off>:
void buzzer_off()
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e76:	4802      	ldr	r0, [pc, #8]	@ (8000e80 <buzzer_off+0x14>)
 8000e78:	f003 fa91 	bl	800439e <HAL_GPIO_WritePin>
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40010800 	.word	0x40010800

08000e84 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e94:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000e96:	4a19      	ldr	r2, [pc, #100]	@ (8000efc <MX_ADC1_Init+0x78>)
 8000e98:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e9a:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ea0:	4b15      	ldr	r3, [pc, #84]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000eae:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000eb2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ec0:	480d      	ldr	r0, [pc, #52]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000ec2:	f002 f979 	bl	80031b8 <HAL_ADC_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000ecc:	f001 f8fb 	bl	80020c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_ADC1_Init+0x74>)
 8000ee2:	f002 fc13 	bl	800370c <HAL_ADC_ConfigChannel>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000eec:	f001 f8eb 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200001f0 	.word	0x200001f0
 8000efc:	40012400 	.word	0x40012400

08000f00 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0310 	add.w	r3, r7, #16
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a14      	ldr	r2, [pc, #80]	@ (8000f6c <HAL_ADC_MspInit+0x6c>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d121      	bne.n	8000f64 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f20:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f38:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f3e:	f043 0304 	orr.w	r3, r3, #4
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <HAL_ADC_MspInit+0x70>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0304 	and.w	r3, r3, #4
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ2_DO_Pin;
 8000f50:	2302      	movs	r3, #2
 8000f52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f54:	2303      	movs	r3, #3
 8000f56:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MQ2_DO_GPIO_Port, &GPIO_InitStruct);
 8000f58:	f107 0310 	add.w	r3, r7, #16
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <HAL_ADC_MspInit+0x74>)
 8000f60:	f003 f872 	bl	8004048 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f64:	bf00      	nop
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40012400 	.word	0x40012400
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40010800 	.word	0x40010800

08000f78 <ADC_IN_1>:
  }
}

/* USER CODE BEGIN 1 */
uint16_t ADC_IN_1(void) //ADC,
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);//ADC
 8000f7c:	480c      	ldr	r0, [pc, #48]	@ (8000fb0 <ADC_IN_1+0x38>)
 8000f7e:	f002 fa05 	bl	800338c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,500);//
 8000f82:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000f86:	480a      	ldr	r0, [pc, #40]	@ (8000fb0 <ADC_IN_1+0x38>)
 8000f88:	f002 faae 	bl	80034e8 <HAL_ADC_PollForConversion>
	if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1), HAL_ADC_STATE_REG_EOC))//ADC
 8000f8c:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <ADC_IN_1+0x38>)
 8000f8e:	f002 fcb5 	bl	80038fc <HAL_ADC_GetState>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <ADC_IN_1+0x30>
	{
		return HAL_ADC_GetValue(&hadc1);//ADC
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <ADC_IN_1+0x38>)
 8000f9e:	f002 fba9 	bl	80036f4 <HAL_ADC_GetValue>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	e000      	b.n	8000faa <ADC_IN_1+0x32>
	}
	return 0;
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	200001f0 	.word	0x200001f0

08000fb4 <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t udelay)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t startval,tickn,delays,wait;

  startval = SysTick->VAL;
 8000fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <delay_us+0x7c>)
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	617b      	str	r3, [r7, #20]
  tickn = HAL_GetTick();
 8000fc2:	f002 f8cb 	bl	800315c <HAL_GetTick>
 8000fc6:	6138      	str	r0, [r7, #16]
  //sysc = 72000;  //SystemCoreClock / (1000U / uwTickFreq);
  delays =udelay * 72; //sysc / 1000 * udelay;
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	4413      	add	r3, r2
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	60fb      	str	r3, [r7, #12]
  if(delays > startval)
 8000fd4:	68fa      	ldr	r2, [r7, #12]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d915      	bls.n	8001008 <delay_us+0x54>
    {
      while(HAL_GetTick() == tickn)
 8000fdc:	bf00      	nop
 8000fde:	f002 f8bd 	bl	800315c <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d0f9      	beq.n	8000fde <delay_us+0x2a>
        {

        }
      wait = 72000 + startval - delays;
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8000ff4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8000ff8:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL)
 8000ffa:	bf00      	nop
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <delay_us+0x7c>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	429a      	cmp	r2, r3
 8001004:	d3fa      	bcc.n	8000ffc <delay_us+0x48>
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
        {

        }
    }
}
 8001006:	e00f      	b.n	8001028 <delay_us+0x74>
      wait = startval - delays;
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
 8001010:	bf00      	nop
 8001012:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <delay_us+0x7c>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	429a      	cmp	r2, r3
 800101a:	d205      	bcs.n	8001028 <delay_us+0x74>
 800101c:	f002 f89e 	bl	800315c <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	4293      	cmp	r3, r2
 8001026:	d0f4      	beq.n	8001012 <delay_us+0x5e>
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	e000e010 	.word	0xe000e010

08001034 <ds18b20_reset_1>:
 * @retval      
 */

//
static void ds18b20_reset_1(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    DS18B20_DQ1_OUT(0);  /* DQ, */
 8001038:	2200      	movs	r2, #0
 800103a:	2104      	movs	r1, #4
 800103c:	4808      	ldr	r0, [pc, #32]	@ (8001060 <ds18b20_reset_1+0x2c>)
 800103e:	f003 f9ae 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(750);      /* 750us */
 8001042:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001046:	f7ff ffb5 	bl	8000fb4 <delay_us>
    DS18B20_DQ1_OUT(1);  /* DQ=1,  */
 800104a:	2201      	movs	r2, #1
 800104c:	2104      	movs	r1, #4
 800104e:	4804      	ldr	r0, [pc, #16]	@ (8001060 <ds18b20_reset_1+0x2c>)
 8001050:	f003 f9a5 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(15);       /* 15US */
 8001054:	200f      	movs	r0, #15
 8001056:	f7ff ffad 	bl	8000fb4 <delay_us>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40010800 	.word	0x40010800

08001064 <ds18b20_reset_2>:

static void ds18b20_reset_2(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
    DS18B20_DQ2_OUT(0);  /* DQ, */
 8001068:	2200      	movs	r2, #0
 800106a:	2108      	movs	r1, #8
 800106c:	4808      	ldr	r0, [pc, #32]	@ (8001090 <ds18b20_reset_2+0x2c>)
 800106e:	f003 f996 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(750);      /* 750us */
 8001072:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001076:	f7ff ff9d 	bl	8000fb4 <delay_us>
    DS18B20_DQ2_OUT(1);  /* DQ=1,  */
 800107a:	2201      	movs	r2, #1
 800107c:	2108      	movs	r1, #8
 800107e:	4804      	ldr	r0, [pc, #16]	@ (8001090 <ds18b20_reset_2+0x2c>)
 8001080:	f003 f98d 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(15);       /* 15US */
 8001084:	200f      	movs	r0, #15
 8001086:	f7ff ff95 	bl	8000fb4 <delay_us>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40010800 	.word	0x40010800

08001094 <ds18b20_reset_3>:

static void ds18b20_reset_3(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    DS18B20_DQ3_OUT(0);  /* DQ, */
 8001098:	2200      	movs	r2, #0
 800109a:	2110      	movs	r1, #16
 800109c:	4808      	ldr	r0, [pc, #32]	@ (80010c0 <ds18b20_reset_3+0x2c>)
 800109e:	f003 f97e 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(750);      /* 750us */
 80010a2:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80010a6:	f7ff ff85 	bl	8000fb4 <delay_us>
    DS18B20_DQ3_OUT(1);  /* DQ=1,  */
 80010aa:	2201      	movs	r2, #1
 80010ac:	2110      	movs	r1, #16
 80010ae:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <ds18b20_reset_3+0x2c>)
 80010b0:	f003 f975 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(15);       /* 15US */
 80010b4:	200f      	movs	r0, #15
 80010b6:	f7ff ff7d 	bl	8000fb4 <delay_us>
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40010800 	.word	0x40010800

080010c4 <ds18b20_check_1>:
 * @retval      0, DS18B20
 *              1, DS18B20/
 */

uint8_t ds18b20_check_1(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
    uint8_t retry = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	71fb      	strb	r3, [r7, #7]
    uint8_t rval = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	71bb      	strb	r3, [r7, #6]

    while (DS18B20_DQ1_IN && retry < 200)    		/* DQDQ, 200us */
 80010d2:	e005      	b.n	80010e0 <ds18b20_check_1+0x1c>
    {
        retry++;
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	3301      	adds	r3, #1
 80010d8:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 80010da:	2001      	movs	r0, #1
 80010dc:	f7ff ff6a 	bl	8000fb4 <delay_us>
    while (DS18B20_DQ1_IN && retry < 200)    		/* DQDQ, 200us */
 80010e0:	2104      	movs	r1, #4
 80010e2:	4816      	ldr	r0, [pc, #88]	@ (800113c <ds18b20_check_1+0x78>)
 80010e4:	f003 f944 	bl	8004370 <HAL_GPIO_ReadPin>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <ds18b20_check_1+0x30>
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80010f2:	d9ef      	bls.n	80010d4 <ds18b20_check_1+0x10>
    }

    if (retry >= 200) 													/* 200usDS18B20 */
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2bc7      	cmp	r3, #199	@ 0xc7
 80010f8:	d902      	bls.n	8001100 <ds18b20_check_1+0x3c>
    {
        rval = 1;
 80010fa:	2301      	movs	r3, #1
 80010fc:	71bb      	strb	r3, [r7, #6]
 80010fe:	e017      	b.n	8001130 <ds18b20_check_1+0x6c>
    }
    else																				/* 200usDS18B20 */
    {
        retry = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	71fb      	strb	r3, [r7, #7]

        while (!DS18B20_DQ1_IN && retry < 240)   /* DQ, 240us */
 8001104:	e005      	b.n	8001112 <ds18b20_check_1+0x4e>
        {
            retry++;
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	3301      	adds	r3, #1
 800110a:	71fb      	strb	r3, [r7, #7]
            delay_us(1);
 800110c:	2001      	movs	r0, #1
 800110e:	f7ff ff51 	bl	8000fb4 <delay_us>
        while (!DS18B20_DQ1_IN && retry < 240)   /* DQ, 240us */
 8001112:	2104      	movs	r1, #4
 8001114:	4809      	ldr	r0, [pc, #36]	@ (800113c <ds18b20_check_1+0x78>)
 8001116:	f003 f92b 	bl	8004370 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <ds18b20_check_1+0x62>
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	2bef      	cmp	r3, #239	@ 0xef
 8001124:	d9ef      	bls.n	8001106 <ds18b20_check_1+0x42>
        }

        if (retry >= 240) rval = 1;							/* 240usDS18B20 */
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2bef      	cmp	r3, #239	@ 0xef
 800112a:	d901      	bls.n	8001130 <ds18b20_check_1+0x6c>
 800112c:	2301      	movs	r3, #1
 800112e:	71bb      	strb	r3, [r7, #6]
    }

    return rval;
 8001130:	79bb      	ldrb	r3, [r7, #6]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010800 	.word	0x40010800

08001140 <ds18b20_check_2>:
uint8_t ds18b20_check_2(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
    uint8_t retry = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	71fb      	strb	r3, [r7, #7]
    uint8_t rval = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	71bb      	strb	r3, [r7, #6]

    while (DS18B20_DQ2_IN && retry < 200)    		/* DQDQ, 200us */
 800114e:	e005      	b.n	800115c <ds18b20_check_2+0x1c>
    {
        retry++;
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	3301      	adds	r3, #1
 8001154:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f7ff ff2c 	bl	8000fb4 <delay_us>
    while (DS18B20_DQ2_IN && retry < 200)    		/* DQDQ, 200us */
 800115c:	2108      	movs	r1, #8
 800115e:	4816      	ldr	r0, [pc, #88]	@ (80011b8 <ds18b20_check_2+0x78>)
 8001160:	f003 f906 	bl	8004370 <HAL_GPIO_ReadPin>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <ds18b20_check_2+0x30>
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2bc7      	cmp	r3, #199	@ 0xc7
 800116e:	d9ef      	bls.n	8001150 <ds18b20_check_2+0x10>
    }

    if (retry >= 200) 													/* 200usDS18B20 */
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	2bc7      	cmp	r3, #199	@ 0xc7
 8001174:	d902      	bls.n	800117c <ds18b20_check_2+0x3c>
    {
        rval = 1;
 8001176:	2301      	movs	r3, #1
 8001178:	71bb      	strb	r3, [r7, #6]
 800117a:	e017      	b.n	80011ac <ds18b20_check_2+0x6c>
    }
    else																				/* 200usDS18B20 */
    {
        retry = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	71fb      	strb	r3, [r7, #7]

        while (!DS18B20_DQ2_IN && retry < 240)   /* DQ, 240us */
 8001180:	e005      	b.n	800118e <ds18b20_check_2+0x4e>
        {
            retry++;
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3301      	adds	r3, #1
 8001186:	71fb      	strb	r3, [r7, #7]
            delay_us(1);
 8001188:	2001      	movs	r0, #1
 800118a:	f7ff ff13 	bl	8000fb4 <delay_us>
        while (!DS18B20_DQ2_IN && retry < 240)   /* DQ, 240us */
 800118e:	2108      	movs	r1, #8
 8001190:	4809      	ldr	r0, [pc, #36]	@ (80011b8 <ds18b20_check_2+0x78>)
 8001192:	f003 f8ed 	bl	8004370 <HAL_GPIO_ReadPin>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d102      	bne.n	80011a2 <ds18b20_check_2+0x62>
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	2bef      	cmp	r3, #239	@ 0xef
 80011a0:	d9ef      	bls.n	8001182 <ds18b20_check_2+0x42>
        }

        if (retry >= 240) rval = 1;							/* 240usDS18B20 */
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	2bef      	cmp	r3, #239	@ 0xef
 80011a6:	d901      	bls.n	80011ac <ds18b20_check_2+0x6c>
 80011a8:	2301      	movs	r3, #1
 80011aa:	71bb      	strb	r3, [r7, #6]
    }

    return rval;
 80011ac:	79bb      	ldrb	r3, [r7, #6]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40010800 	.word	0x40010800

080011bc <ds18b20_check_3>:
uint8_t ds18b20_check_3(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
    uint8_t retry = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	71fb      	strb	r3, [r7, #7]
    uint8_t rval = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	71bb      	strb	r3, [r7, #6]

    while (DS18B20_DQ3_IN && retry < 200)    		/* DQDQ, 200us */
 80011ca:	e005      	b.n	80011d8 <ds18b20_check_3+0x1c>
    {
        retry++;
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	3301      	adds	r3, #1
 80011d0:	71fb      	strb	r3, [r7, #7]
        delay_us(1);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f7ff feee 	bl	8000fb4 <delay_us>
    while (DS18B20_DQ3_IN && retry < 200)    		/* DQDQ, 200us */
 80011d8:	2110      	movs	r1, #16
 80011da:	4816      	ldr	r0, [pc, #88]	@ (8001234 <ds18b20_check_3+0x78>)
 80011dc:	f003 f8c8 	bl	8004370 <HAL_GPIO_ReadPin>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <ds18b20_check_3+0x30>
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80011ea:	d9ef      	bls.n	80011cc <ds18b20_check_3+0x10>
    }

    if (retry >= 200) 													/* 200usDS18B20 */
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80011f0:	d902      	bls.n	80011f8 <ds18b20_check_3+0x3c>
    {
        rval = 1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	71bb      	strb	r3, [r7, #6]
 80011f6:	e017      	b.n	8001228 <ds18b20_check_3+0x6c>
    }
    else																				/* 200usDS18B20 */
    {
        retry = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	71fb      	strb	r3, [r7, #7]

        while (!DS18B20_DQ3_IN && retry < 240)   /* DQ, 240us */
 80011fc:	e005      	b.n	800120a <ds18b20_check_3+0x4e>
        {
            retry++;
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	3301      	adds	r3, #1
 8001202:	71fb      	strb	r3, [r7, #7]
            delay_us(1);
 8001204:	2001      	movs	r0, #1
 8001206:	f7ff fed5 	bl	8000fb4 <delay_us>
        while (!DS18B20_DQ3_IN && retry < 240)   /* DQ, 240us */
 800120a:	2110      	movs	r1, #16
 800120c:	4809      	ldr	r0, [pc, #36]	@ (8001234 <ds18b20_check_3+0x78>)
 800120e:	f003 f8af 	bl	8004370 <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d102      	bne.n	800121e <ds18b20_check_3+0x62>
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	2bef      	cmp	r3, #239	@ 0xef
 800121c:	d9ef      	bls.n	80011fe <ds18b20_check_3+0x42>
        }

        if (retry >= 240) rval = 1;							/* 240usDS18B20 */
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2bef      	cmp	r3, #239	@ 0xef
 8001222:	d901      	bls.n	8001228 <ds18b20_check_3+0x6c>
 8001224:	2301      	movs	r3, #1
 8001226:	71bb      	strb	r3, [r7, #6]
    }

    return rval;
 8001228:	79bb      	ldrb	r3, [r7, #6]
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40010800 	.word	0x40010800

08001238 <ds18b20_read_bit_1>:
 * @brief       DS18B20
 * @param       
 * @retval      : 0 / 1
 */
static uint8_t ds18b20_read_bit_1(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
    uint8_t data = 0;		/* 0 */
 800123e:	2300      	movs	r3, #0
 8001240:	71fb      	strb	r3, [r7, #7]
    DS18B20_DQ1_OUT(0);	/* DQ */
 8001242:	2200      	movs	r2, #0
 8001244:	2104      	movs	r1, #4
 8001246:	480f      	ldr	r0, [pc, #60]	@ (8001284 <ds18b20_read_bit_1+0x4c>)
 8001248:	f003 f8a9 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(2);				/* 2us */
 800124c:	2002      	movs	r0, #2
 800124e:	f7ff feb1 	bl	8000fb4 <delay_us>
    DS18B20_DQ1_OUT(1);	/* DQ */
 8001252:	2201      	movs	r2, #1
 8001254:	2104      	movs	r1, #4
 8001256:	480b      	ldr	r0, [pc, #44]	@ (8001284 <ds18b20_read_bit_1+0x4c>)
 8001258:	f003 f8a1 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(12);				/* 12us */
 800125c:	200c      	movs	r0, #12
 800125e:	f7ff fea9 	bl	8000fb4 <delay_us>

    if (DS18B20_DQ1_IN)	/* 1 */
 8001262:	2104      	movs	r1, #4
 8001264:	4807      	ldr	r0, [pc, #28]	@ (8001284 <ds18b20_read_bit_1+0x4c>)
 8001266:	f003 f883 	bl	8004370 <HAL_GPIO_ReadPin>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <ds18b20_read_bit_1+0x3c>
    {
        data = 1;
 8001270:	2301      	movs	r3, #1
 8001272:	71fb      	strb	r3, [r7, #7]
    }

    delay_us(50);			  /* 50us60us */
 8001274:	2032      	movs	r0, #50	@ 0x32
 8001276:	f7ff fe9d 	bl	8000fb4 <delay_us>
    return data;
 800127a:	79fb      	ldrb	r3, [r7, #7]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40010800 	.word	0x40010800

08001288 <ds18b20_read_bit_2>:
static uint8_t ds18b20_read_bit_2(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
    uint8_t data = 0;		/* 0 */
 800128e:	2300      	movs	r3, #0
 8001290:	71fb      	strb	r3, [r7, #7]
    DS18B20_DQ2_OUT(0);	/* DQ */
 8001292:	2200      	movs	r2, #0
 8001294:	2108      	movs	r1, #8
 8001296:	480f      	ldr	r0, [pc, #60]	@ (80012d4 <ds18b20_read_bit_2+0x4c>)
 8001298:	f003 f881 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(2);				/* 2us */
 800129c:	2002      	movs	r0, #2
 800129e:	f7ff fe89 	bl	8000fb4 <delay_us>
    DS18B20_DQ2_OUT(1);	/* DQ */
 80012a2:	2201      	movs	r2, #1
 80012a4:	2108      	movs	r1, #8
 80012a6:	480b      	ldr	r0, [pc, #44]	@ (80012d4 <ds18b20_read_bit_2+0x4c>)
 80012a8:	f003 f879 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(12);				/* 12us */
 80012ac:	200c      	movs	r0, #12
 80012ae:	f7ff fe81 	bl	8000fb4 <delay_us>

    if (DS18B20_DQ2_IN)	/* 1 */
 80012b2:	2108      	movs	r1, #8
 80012b4:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <ds18b20_read_bit_2+0x4c>)
 80012b6:	f003 f85b 	bl	8004370 <HAL_GPIO_ReadPin>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <ds18b20_read_bit_2+0x3c>
    {
        data = 1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	71fb      	strb	r3, [r7, #7]
    }

    delay_us(50);			  /* 50us60us */
 80012c4:	2032      	movs	r0, #50	@ 0x32
 80012c6:	f7ff fe75 	bl	8000fb4 <delay_us>
    return data;
 80012ca:	79fb      	ldrb	r3, [r7, #7]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40010800 	.word	0x40010800

080012d8 <ds18b20_read_bit_3>:
static uint8_t ds18b20_read_bit_3(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
    uint8_t data = 0;		/* 0 */
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]
    DS18B20_DQ3_OUT(0);	/* DQ */
 80012e2:	2200      	movs	r2, #0
 80012e4:	2110      	movs	r1, #16
 80012e6:	480f      	ldr	r0, [pc, #60]	@ (8001324 <ds18b20_read_bit_3+0x4c>)
 80012e8:	f003 f859 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(2);				/* 2us */
 80012ec:	2002      	movs	r0, #2
 80012ee:	f7ff fe61 	bl	8000fb4 <delay_us>
    DS18B20_DQ3_OUT(1);	/* DQ */
 80012f2:	2201      	movs	r2, #1
 80012f4:	2110      	movs	r1, #16
 80012f6:	480b      	ldr	r0, [pc, #44]	@ (8001324 <ds18b20_read_bit_3+0x4c>)
 80012f8:	f003 f851 	bl	800439e <HAL_GPIO_WritePin>
    delay_us(12);				/* 12us */
 80012fc:	200c      	movs	r0, #12
 80012fe:	f7ff fe59 	bl	8000fb4 <delay_us>

    if (DS18B20_DQ3_IN)	/* 1 */
 8001302:	2110      	movs	r1, #16
 8001304:	4807      	ldr	r0, [pc, #28]	@ (8001324 <ds18b20_read_bit_3+0x4c>)
 8001306:	f003 f833 	bl	8004370 <HAL_GPIO_ReadPin>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <ds18b20_read_bit_3+0x3c>
    {
        data = 1;
 8001310:	2301      	movs	r3, #1
 8001312:	71fb      	strb	r3, [r7, #7]
    }

    delay_us(50);			  /* 50us60us */
 8001314:	2032      	movs	r0, #50	@ 0x32
 8001316:	f7ff fe4d 	bl	8000fb4 <delay_us>
    return data;
 800131a:	79fb      	ldrb	r3, [r7, #7]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40010800 	.word	0x40010800

08001328 <ds18b20_read_byte_1>:
 * @brief       DS18B20
 * @param       
 * @retval      
 */
static uint8_t ds18b20_read_byte_1(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
    uint8_t i, b, data = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < 8; i++)			/* 88 */
 8001332:	2300      	movs	r3, #0
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	e010      	b.n	800135a <ds18b20_read_byte_1+0x32>
    {
        b = ds18b20_read_bit_1(); /* DS18B20 , */
 8001338:	f7ff ff7e 	bl	8001238 <ds18b20_read_bit_1>
 800133c:	4603      	mov	r3, r0
 800133e:	717b      	strb	r3, [r7, #5]

        data |= b << i;         /* data */
 8001340:	797a      	ldrb	r2, [r7, #5]
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	b25a      	sxtb	r2, r3
 800134a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800134e:	4313      	orrs	r3, r2
 8001350:	b25b      	sxtb	r3, r3
 8001352:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++)			/* 88 */
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	3301      	adds	r3, #1
 8001358:	71fb      	strb	r3, [r7, #7]
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	2b07      	cmp	r3, #7
 800135e:	d9eb      	bls.n	8001338 <ds18b20_read_byte_1+0x10>
    }

    return data;
 8001360:	79bb      	ldrb	r3, [r7, #6]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <ds18b20_read_byte_2>:
static uint8_t ds18b20_read_byte_2(void)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
    uint8_t i, b, data = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < 8; i++)			/* 88 */
 8001374:	2300      	movs	r3, #0
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	e010      	b.n	800139c <ds18b20_read_byte_2+0x32>
    {
        b = ds18b20_read_bit_2(); /* DS18B20 , */
 800137a:	f7ff ff85 	bl	8001288 <ds18b20_read_bit_2>
 800137e:	4603      	mov	r3, r0
 8001380:	717b      	strb	r3, [r7, #5]

        data |= b << i;         /* data */
 8001382:	797a      	ldrb	r2, [r7, #5]
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	b25a      	sxtb	r2, r3
 800138c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001390:	4313      	orrs	r3, r2
 8001392:	b25b      	sxtb	r3, r3
 8001394:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++)			/* 88 */
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	3301      	adds	r3, #1
 800139a:	71fb      	strb	r3, [r7, #7]
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	2b07      	cmp	r3, #7
 80013a0:	d9eb      	bls.n	800137a <ds18b20_read_byte_2+0x10>
    }

    return data;
 80013a2:	79bb      	ldrb	r3, [r7, #6]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <ds18b20_read_byte_3>:
static uint8_t ds18b20_read_byte_3(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
    uint8_t i, b, data = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < 8; i++)			/* 88 */
 80013b6:	2300      	movs	r3, #0
 80013b8:	71fb      	strb	r3, [r7, #7]
 80013ba:	e010      	b.n	80013de <ds18b20_read_byte_3+0x32>
    {
        b = ds18b20_read_bit_3(); /* DS18B20 , */
 80013bc:	f7ff ff8c 	bl	80012d8 <ds18b20_read_bit_3>
 80013c0:	4603      	mov	r3, r0
 80013c2:	717b      	strb	r3, [r7, #5]

        data |= b << i;         /* data */
 80013c4:	797a      	ldrb	r2, [r7, #5]
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	b25a      	sxtb	r2, r3
 80013ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b25b      	sxtb	r3, r3
 80013d6:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < 8; i++)			/* 88 */
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	3301      	adds	r3, #1
 80013dc:	71fb      	strb	r3, [r7, #7]
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b07      	cmp	r3, #7
 80013e2:	d9eb      	bls.n	80013bc <ds18b20_read_byte_3+0x10>
    }

    return data;
 80013e4:	79bb      	ldrb	r3, [r7, #6]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <ds18b20_write_byte_1>:
 * @brief       DS18B20
 * @param       data: 
 * @retval      
 */
static void ds18b20_write_byte_1(uint8_t data)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
    uint8_t j;

    for (j = 1; j <= 8; j++)
 80013fa:	2301      	movs	r3, #1
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	e02b      	b.n	8001458 <ds18b20_write_byte_1+0x68>
    {
				/*  1 */
        if (data & 0x01)
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b00      	cmp	r3, #0
 8001408:	d010      	beq.n	800142c <ds18b20_write_byte_1+0x3c>
        {
            DS18B20_DQ1_OUT(0);  /* DQ */
 800140a:	2200      	movs	r2, #0
 800140c:	2104      	movs	r1, #4
 800140e:	4816      	ldr	r0, [pc, #88]	@ (8001468 <ds18b20_write_byte_1+0x78>)
 8001410:	f002 ffc5 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff fdcd 	bl	8000fb4 <delay_us>
            DS18B20_DQ1_OUT(1);	/* DQ=1, DQ */
 800141a:	2201      	movs	r2, #1
 800141c:	2104      	movs	r1, #4
 800141e:	4812      	ldr	r0, [pc, #72]	@ (8001468 <ds18b20_write_byte_1+0x78>)
 8001420:	f002 ffbd 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60us */
 8001424:	203c      	movs	r0, #60	@ 0x3c
 8001426:	f7ff fdc5 	bl	8000fb4 <delay_us>
 800142a:	e00f      	b.n	800144c <ds18b20_write_byte_1+0x5c>
        }
				/*   0 */
        else
        {
            DS18B20_DQ1_OUT(0);  /* DQ */
 800142c:	2200      	movs	r2, #0
 800142e:	2104      	movs	r1, #4
 8001430:	480d      	ldr	r0, [pc, #52]	@ (8001468 <ds18b20_write_byte_1+0x78>)
 8001432:	f002 ffb4 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60 us */
 8001436:	203c      	movs	r0, #60	@ 0x3c
 8001438:	f7ff fdbc 	bl	8000fb4 <delay_us>
            DS18B20_DQ1_OUT(1);	/* DQ=1, DQ */
 800143c:	2201      	movs	r2, #1
 800143e:	2104      	movs	r1, #4
 8001440:	4809      	ldr	r0, [pc, #36]	@ (8001468 <ds18b20_write_byte_1+0x78>)
 8001442:	f002 ffac 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 8001446:	2002      	movs	r0, #2
 8001448:	f7ff fdb4 	bl	8000fb4 <delay_us>
        }

        data >>= 1;             /* , */
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	085b      	lsrs	r3, r3, #1
 8001450:	71fb      	strb	r3, [r7, #7]
    for (j = 1; j <= 8; j++)
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	3301      	adds	r3, #1
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b08      	cmp	r3, #8
 800145c:	d9d0      	bls.n	8001400 <ds18b20_write_byte_1+0x10>
    }
}
 800145e:	bf00      	nop
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40010800 	.word	0x40010800

0800146c <ds18b20_write_byte_2>:
static void ds18b20_write_byte_2(uint8_t data)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
    uint8_t j;

    for (j = 1; j <= 8; j++)
 8001476:	2301      	movs	r3, #1
 8001478:	73fb      	strb	r3, [r7, #15]
 800147a:	e02b      	b.n	80014d4 <ds18b20_write_byte_2+0x68>
    {
				/*  1 */
        if (data & 0x01)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	2b00      	cmp	r3, #0
 8001484:	d010      	beq.n	80014a8 <ds18b20_write_byte_2+0x3c>
        {
            DS18B20_DQ2_OUT(0);  /* DQ */
 8001486:	2200      	movs	r2, #0
 8001488:	2108      	movs	r1, #8
 800148a:	4816      	ldr	r0, [pc, #88]	@ (80014e4 <ds18b20_write_byte_2+0x78>)
 800148c:	f002 ff87 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 8001490:	2002      	movs	r0, #2
 8001492:	f7ff fd8f 	bl	8000fb4 <delay_us>
            DS18B20_DQ2_OUT(1);	/* DQ=1, DQ */
 8001496:	2201      	movs	r2, #1
 8001498:	2108      	movs	r1, #8
 800149a:	4812      	ldr	r0, [pc, #72]	@ (80014e4 <ds18b20_write_byte_2+0x78>)
 800149c:	f002 ff7f 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60us */
 80014a0:	203c      	movs	r0, #60	@ 0x3c
 80014a2:	f7ff fd87 	bl	8000fb4 <delay_us>
 80014a6:	e00f      	b.n	80014c8 <ds18b20_write_byte_2+0x5c>
        }
				/*   0 */
        else
        {
            DS18B20_DQ2_OUT(0);  /* DQ */
 80014a8:	2200      	movs	r2, #0
 80014aa:	2108      	movs	r1, #8
 80014ac:	480d      	ldr	r0, [pc, #52]	@ (80014e4 <ds18b20_write_byte_2+0x78>)
 80014ae:	f002 ff76 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60 us */
 80014b2:	203c      	movs	r0, #60	@ 0x3c
 80014b4:	f7ff fd7e 	bl	8000fb4 <delay_us>
            DS18B20_DQ2_OUT(1);	/* DQ=1, DQ */
 80014b8:	2201      	movs	r2, #1
 80014ba:	2108      	movs	r1, #8
 80014bc:	4809      	ldr	r0, [pc, #36]	@ (80014e4 <ds18b20_write_byte_2+0x78>)
 80014be:	f002 ff6e 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 80014c2:	2002      	movs	r0, #2
 80014c4:	f7ff fd76 	bl	8000fb4 <delay_us>
        }

        data >>= 1;             /* , */
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	085b      	lsrs	r3, r3, #1
 80014cc:	71fb      	strb	r3, [r7, #7]
    for (j = 1; j <= 8; j++)
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	3301      	adds	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d9d0      	bls.n	800147c <ds18b20_write_byte_2+0x10>
    }
}
 80014da:	bf00      	nop
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40010800 	.word	0x40010800

080014e8 <ds18b20_write_byte_3>:
static void ds18b20_write_byte_3(uint8_t data)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
    uint8_t j;

    for (j = 1; j <= 8; j++)
 80014f2:	2301      	movs	r3, #1
 80014f4:	73fb      	strb	r3, [r7, #15]
 80014f6:	e02b      	b.n	8001550 <ds18b20_write_byte_3+0x68>
    {
				/*  1 */
        if (data & 0x01)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d010      	beq.n	8001524 <ds18b20_write_byte_3+0x3c>
        {
            DS18B20_DQ3_OUT(0);  /* DQ */
 8001502:	2200      	movs	r2, #0
 8001504:	2110      	movs	r1, #16
 8001506:	4816      	ldr	r0, [pc, #88]	@ (8001560 <ds18b20_write_byte_3+0x78>)
 8001508:	f002 ff49 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 800150c:	2002      	movs	r0, #2
 800150e:	f7ff fd51 	bl	8000fb4 <delay_us>
            DS18B20_DQ3_OUT(1);	/* DQ=1, DQ */
 8001512:	2201      	movs	r2, #1
 8001514:	2110      	movs	r1, #16
 8001516:	4812      	ldr	r0, [pc, #72]	@ (8001560 <ds18b20_write_byte_3+0x78>)
 8001518:	f002 ff41 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60us */
 800151c:	203c      	movs	r0, #60	@ 0x3c
 800151e:	f7ff fd49 	bl	8000fb4 <delay_us>
 8001522:	e00f      	b.n	8001544 <ds18b20_write_byte_3+0x5c>
        }
				/*   0 */
        else
        {
            DS18B20_DQ3_OUT(0);  /* DQ */
 8001524:	2200      	movs	r2, #0
 8001526:	2110      	movs	r1, #16
 8001528:	480d      	ldr	r0, [pc, #52]	@ (8001560 <ds18b20_write_byte_3+0x78>)
 800152a:	f002 ff38 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(60);				/* 60 us */
 800152e:	203c      	movs	r0, #60	@ 0x3c
 8001530:	f7ff fd40 	bl	8000fb4 <delay_us>
            DS18B20_DQ3_OUT(1);	/* DQ=1, DQ */
 8001534:	2201      	movs	r2, #1
 8001536:	2110      	movs	r1, #16
 8001538:	4809      	ldr	r0, [pc, #36]	@ (8001560 <ds18b20_write_byte_3+0x78>)
 800153a:	f002 ff30 	bl	800439e <HAL_GPIO_WritePin>
            delay_us(2);				/* 2 us */
 800153e:	2002      	movs	r0, #2
 8001540:	f7ff fd38 	bl	8000fb4 <delay_us>
        }

        data >>= 1;             /* , */
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	085b      	lsrs	r3, r3, #1
 8001548:	71fb      	strb	r3, [r7, #7]
    for (j = 1; j <= 8; j++)
 800154a:	7bfb      	ldrb	r3, [r7, #15]
 800154c:	3301      	adds	r3, #1
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	2b08      	cmp	r3, #8
 8001554:	d9d0      	bls.n	80014f8 <ds18b20_write_byte_3+0x10>
    }
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40010800 	.word	0x40010800

08001564 <ds18b20_start_1>:
 * @brief       
 * @param       
 * @retval      
 */
static void ds18b20_start_1(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
    ds18b20_reset_1();						/* DS18B20 */
 8001568:	f7ff fd64 	bl	8001034 <ds18b20_reset_1>
    ds18b20_check_1();						/* DS18B20 */
 800156c:	f7ff fdaa 	bl	80010c4 <ds18b20_check_1>
    ds18b20_write_byte_1(0xcc);   /*  ROM */
 8001570:	20cc      	movs	r0, #204	@ 0xcc
 8001572:	f7ff ff3d 	bl	80013f0 <ds18b20_write_byte_1>
    ds18b20_write_byte_1(0x44);   /*   */
 8001576:	2044      	movs	r0, #68	@ 0x44
 8001578:	f7ff ff3a 	bl	80013f0 <ds18b20_write_byte_1>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}

08001580 <ds18b20_start_2>:

static void ds18b20_start_2(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
    ds18b20_reset_2();						/* DS18B20 */
 8001584:	f7ff fd6e 	bl	8001064 <ds18b20_reset_2>
    ds18b20_check_2();						/* DS18B20 */
 8001588:	f7ff fdda 	bl	8001140 <ds18b20_check_2>
    ds18b20_write_byte_2(0xcc);   /*  ROM */
 800158c:	20cc      	movs	r0, #204	@ 0xcc
 800158e:	f7ff ff6d 	bl	800146c <ds18b20_write_byte_2>
    ds18b20_write_byte_2(0x44);   /*   */
 8001592:	2044      	movs	r0, #68	@ 0x44
 8001594:	f7ff ff6a 	bl	800146c <ds18b20_write_byte_2>
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <ds18b20_start_3>:

static void ds18b20_start_3(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
    ds18b20_reset_3();						/* DS18B20 */
 80015a0:	f7ff fd78 	bl	8001094 <ds18b20_reset_3>
    ds18b20_check_3();						/* DS18B20 */
 80015a4:	f7ff fe0a 	bl	80011bc <ds18b20_check_3>
    ds18b20_write_byte_3(0xcc);   /*  ROM */
 80015a8:	20cc      	movs	r0, #204	@ 0xcc
 80015aa:	f7ff ff9d 	bl	80014e8 <ds18b20_write_byte_3>
    ds18b20_write_byte_3(0x44);   /*   */
 80015ae:	2044      	movs	r0, #68	@ 0x44
 80015b0:	f7ff ff9a 	bl	80014e8 <ds18b20_write_byte_3>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <ds18b20_init_1>:
 * @param       
 * @retval      0, 
 *              1, /
 */
uint8_t ds18b20_init_1(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;

    DS18B20_DQ_GPIO_CLK_ENABLE();   /* DQ */
 80015be:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <ds18b20_init_1+0x4c>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	4a10      	ldr	r2, [pc, #64]	@ (8001604 <ds18b20_init_1+0x4c>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	6193      	str	r3, [r2, #24]
 80015ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <ds18b20_init_1+0x4c>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = DQ1_Pin;
 80015d6:	2304      	movs	r3, #4
 80015d8:	60bb      	str	r3, [r7, #8]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_OD;            /*  */
 80015da:	2311      	movs	r3, #17
 80015dc:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 80015de:	2301      	movs	r3, #1
 80015e0:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;     /*  */
 80015e2:	2303      	movs	r3, #3
 80015e4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DQ1_GPIO_Port, &gpio_init_struct); /* DS18B20_DQ */
 80015e6:	f107 0308 	add.w	r3, r7, #8
 80015ea:	4619      	mov	r1, r3
 80015ec:	4806      	ldr	r0, [pc, #24]	@ (8001608 <ds18b20_init_1+0x50>)
 80015ee:	f002 fd2b 	bl	8004048 <HAL_GPIO_Init>
    /* DS18B20_DQ,,, IO, (=1),  */

    ds18b20_reset_1();
 80015f2:	f7ff fd1f 	bl	8001034 <ds18b20_reset_1>
    return ds18b20_check_1();
 80015f6:	f7ff fd65 	bl	80010c4 <ds18b20_check_1>
 80015fa:	4603      	mov	r3, r0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40021000 	.word	0x40021000
 8001608:	40010800 	.word	0x40010800

0800160c <ds18b20_get_temperature_1>:
 * @retval       -550~1250
 *   @note      10.
 *              ,10.
 */
short ds18b20_get_temperature_1(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
    uint8_t flag = 1;           /*  */
 8001612:	2301      	movs	r3, #1
 8001614:	71fb      	strb	r3, [r7, #7]
    uint8_t TL, TH;
    short temp;

    ds18b20_start_1();            /*   */
 8001616:	f7ff ffa5 	bl	8001564 <ds18b20_start_1>
    ds18b20_reset_1();						/* DS18B20 */
 800161a:	f7ff fd0b 	bl	8001034 <ds18b20_reset_1>
    ds18b20_check_1();						/* DS18B20 */
 800161e:	f7ff fd51 	bl	80010c4 <ds18b20_check_1>
    ds18b20_write_byte_1(0xcc);   /*  ROM */
 8001622:	20cc      	movs	r0, #204	@ 0xcc
 8001624:	f7ff fee4 	bl	80013f0 <ds18b20_write_byte_1>
    ds18b20_write_byte_1(0xbe);   /*   */
 8001628:	20be      	movs	r0, #190	@ 0xbe
 800162a:	f7ff fee1 	bl	80013f0 <ds18b20_write_byte_1>
    TL = ds18b20_read_byte_1();   /*   LSB */
 800162e:	f7ff fe7b 	bl	8001328 <ds18b20_read_byte_1>
 8001632:	4603      	mov	r3, r0
 8001634:	71bb      	strb	r3, [r7, #6]
    TH = ds18b20_read_byte_1();   /*   MSB */
 8001636:	f7ff fe77 	bl	8001328 <ds18b20_read_byte_1>
 800163a:	4603      	mov	r3, r0
 800163c:	717b      	strb	r3, [r7, #5]

    if (TH > 7)			/*  */
 800163e:	797b      	ldrb	r3, [r7, #5]
 8001640:	2b07      	cmp	r3, #7
 8001642:	d90a      	bls.n	800165a <ds18b20_get_temperature_1+0x4e>
    {
        TH = ~TH;
 8001644:	797b      	ldrb	r3, [r7, #5]
 8001646:	43db      	mvns	r3, r3
 8001648:	717b      	strb	r3, [r7, #5]
        TL = ~TL;
 800164a:	79bb      	ldrb	r3, [r7, #6]
 800164c:	43db      	mvns	r3, r3
 800164e:	71bb      	strb	r3, [r7, #6]
				TL+=1;
 8001650:	79bb      	ldrb	r3, [r7, #6]
 8001652:	3301      	adds	r3, #1
 8001654:	71bb      	strb	r3, [r7, #6]
        flag = 0;   /*  */
 8001656:	2300      	movs	r3, #0
 8001658:	71fb      	strb	r3, [r7, #7]
    }

    temp = TH;      /*  */
 800165a:	797b      	ldrb	r3, [r7, #5]
 800165c:	807b      	strh	r3, [r7, #2]
    temp <<= 8;
 800165e:	887b      	ldrh	r3, [r7, #2]
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	807b      	strh	r3, [r7, #2]
    temp += TL;     /*  */
 8001664:	79bb      	ldrb	r3, [r7, #6]
 8001666:	b29a      	uxth	r2, r3
 8001668:	887b      	ldrh	r3, [r7, #2]
 800166a:	4413      	add	r3, r2
 800166c:	b29b      	uxth	r3, r3
 800166e:	807b      	strh	r3, [r7, #2]
    temp = (double)temp * 0.625;    /*  */
 8001670:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001674:	4618      	mov	r0, r3
 8001676:	f7fe ffe5 	bl	8000644 <__aeabi_i2d>
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <ds18b20_get_temperature_1+0xa4>)
 8001680:	f7ff f84a 	bl	8000718 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4610      	mov	r0, r2
 800168a:	4619      	mov	r1, r3
 800168c:	f7ff faf4 	bl	8000c78 <__aeabi_d2iz>
 8001690:	4603      	mov	r3, r0
 8001692:	807b      	strh	r3, [r7, #2]

    if (flag == 0)			/*  */
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d103      	bne.n	80016a2 <ds18b20_get_temperature_1+0x96>
    {
        temp = -temp;   /*  */
 800169a:	887b      	ldrh	r3, [r7, #2]
 800169c:	425b      	negs	r3, r3
 800169e:	b29b      	uxth	r3, r3
 80016a0:	807b      	strh	r3, [r7, #2]
    }

    return temp;
 80016a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	3fe40000 	.word	0x3fe40000

080016b4 <ds18b20_get_temperature_2>:
short ds18b20_get_temperature_2(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
    uint8_t flag = 1;           /*  */
 80016ba:	2301      	movs	r3, #1
 80016bc:	71fb      	strb	r3, [r7, #7]
    uint8_t TL, TH;
    short temp;

    ds18b20_start_2();            /*   */
 80016be:	f7ff ff5f 	bl	8001580 <ds18b20_start_2>
    ds18b20_reset_2();						/* DS18B20 */
 80016c2:	f7ff fccf 	bl	8001064 <ds18b20_reset_2>
    ds18b20_check_2();						/* DS18B20 */
 80016c6:	f7ff fd3b 	bl	8001140 <ds18b20_check_2>
    ds18b20_write_byte_2(0xcc);   /*  ROM */
 80016ca:	20cc      	movs	r0, #204	@ 0xcc
 80016cc:	f7ff fece 	bl	800146c <ds18b20_write_byte_2>
    ds18b20_write_byte_2(0xbe);   /*   */
 80016d0:	20be      	movs	r0, #190	@ 0xbe
 80016d2:	f7ff fecb 	bl	800146c <ds18b20_write_byte_2>
    TL = ds18b20_read_byte_2();   /*   LSB */
 80016d6:	f7ff fe48 	bl	800136a <ds18b20_read_byte_2>
 80016da:	4603      	mov	r3, r0
 80016dc:	71bb      	strb	r3, [r7, #6]
    TH = ds18b20_read_byte_2();   /*   MSB */
 80016de:	f7ff fe44 	bl	800136a <ds18b20_read_byte_2>
 80016e2:	4603      	mov	r3, r0
 80016e4:	717b      	strb	r3, [r7, #5]

    if (TH > 7)			/*  */
 80016e6:	797b      	ldrb	r3, [r7, #5]
 80016e8:	2b07      	cmp	r3, #7
 80016ea:	d90a      	bls.n	8001702 <ds18b20_get_temperature_2+0x4e>
    {
        TH = ~TH;
 80016ec:	797b      	ldrb	r3, [r7, #5]
 80016ee:	43db      	mvns	r3, r3
 80016f0:	717b      	strb	r3, [r7, #5]
        TL = ~TL;
 80016f2:	79bb      	ldrb	r3, [r7, #6]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	71bb      	strb	r3, [r7, #6]
				TL+=1;
 80016f8:	79bb      	ldrb	r3, [r7, #6]
 80016fa:	3301      	adds	r3, #1
 80016fc:	71bb      	strb	r3, [r7, #6]
        flag = 0;   /*  */
 80016fe:	2300      	movs	r3, #0
 8001700:	71fb      	strb	r3, [r7, #7]
    }

    temp = TH;      /*  */
 8001702:	797b      	ldrb	r3, [r7, #5]
 8001704:	807b      	strh	r3, [r7, #2]
    temp <<= 8;
 8001706:	887b      	ldrh	r3, [r7, #2]
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	807b      	strh	r3, [r7, #2]
    temp += TL;     /*  */
 800170c:	79bb      	ldrb	r3, [r7, #6]
 800170e:	b29a      	uxth	r2, r3
 8001710:	887b      	ldrh	r3, [r7, #2]
 8001712:	4413      	add	r3, r2
 8001714:	b29b      	uxth	r3, r3
 8001716:	807b      	strh	r3, [r7, #2]
    temp = (double)temp * 0.625;    /*  */
 8001718:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff91 	bl	8000644 <__aeabi_i2d>
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <ds18b20_get_temperature_2+0xa4>)
 8001728:	f7fe fff6 	bl	8000718 <__aeabi_dmul>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4610      	mov	r0, r2
 8001732:	4619      	mov	r1, r3
 8001734:	f7ff faa0 	bl	8000c78 <__aeabi_d2iz>
 8001738:	4603      	mov	r3, r0
 800173a:	807b      	strh	r3, [r7, #2]

    if (flag == 0)			/*  */
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d103      	bne.n	800174a <ds18b20_get_temperature_2+0x96>
    {
        temp = -temp;   /*  */
 8001742:	887b      	ldrh	r3, [r7, #2]
 8001744:	425b      	negs	r3, r3
 8001746:	b29b      	uxth	r3, r3
 8001748:	807b      	strh	r3, [r7, #2]
    }

    return temp;
 800174a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	3fe40000 	.word	0x3fe40000

0800175c <ds18b20_get_temperature_3>:
short ds18b20_get_temperature_3(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
    uint8_t flag = 1;           /*  */
 8001762:	2301      	movs	r3, #1
 8001764:	71fb      	strb	r3, [r7, #7]
    uint8_t TL, TH;
    short temp;

    ds18b20_start_3();            /*   */
 8001766:	f7ff ff19 	bl	800159c <ds18b20_start_3>
    ds18b20_reset_3();						/* DS18B20 */
 800176a:	f7ff fc93 	bl	8001094 <ds18b20_reset_3>
    ds18b20_check_3();						/* DS18B20 */
 800176e:	f7ff fd25 	bl	80011bc <ds18b20_check_3>
    ds18b20_write_byte_3(0xcc);   /*  ROM */
 8001772:	20cc      	movs	r0, #204	@ 0xcc
 8001774:	f7ff feb8 	bl	80014e8 <ds18b20_write_byte_3>
    ds18b20_write_byte_3(0xbe);   /*   */
 8001778:	20be      	movs	r0, #190	@ 0xbe
 800177a:	f7ff feb5 	bl	80014e8 <ds18b20_write_byte_3>
    TL = ds18b20_read_byte_3();   /*   LSB */
 800177e:	f7ff fe15 	bl	80013ac <ds18b20_read_byte_3>
 8001782:	4603      	mov	r3, r0
 8001784:	71bb      	strb	r3, [r7, #6]
    TH = ds18b20_read_byte_3();   /*   MSB */
 8001786:	f7ff fe11 	bl	80013ac <ds18b20_read_byte_3>
 800178a:	4603      	mov	r3, r0
 800178c:	717b      	strb	r3, [r7, #5]

    if (TH > 7)			/*  */
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	2b07      	cmp	r3, #7
 8001792:	d90a      	bls.n	80017aa <ds18b20_get_temperature_3+0x4e>
    {
        TH = ~TH;
 8001794:	797b      	ldrb	r3, [r7, #5]
 8001796:	43db      	mvns	r3, r3
 8001798:	717b      	strb	r3, [r7, #5]
        TL = ~TL;
 800179a:	79bb      	ldrb	r3, [r7, #6]
 800179c:	43db      	mvns	r3, r3
 800179e:	71bb      	strb	r3, [r7, #6]
				TL+=1;
 80017a0:	79bb      	ldrb	r3, [r7, #6]
 80017a2:	3301      	adds	r3, #1
 80017a4:	71bb      	strb	r3, [r7, #6]
        flag = 0;   /*  */
 80017a6:	2300      	movs	r3, #0
 80017a8:	71fb      	strb	r3, [r7, #7]
    }

    temp = TH;      /*  */
 80017aa:	797b      	ldrb	r3, [r7, #5]
 80017ac:	807b      	strh	r3, [r7, #2]
    temp <<= 8;
 80017ae:	887b      	ldrh	r3, [r7, #2]
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	807b      	strh	r3, [r7, #2]
    temp += TL;     /*  */
 80017b4:	79bb      	ldrb	r3, [r7, #6]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	887b      	ldrh	r3, [r7, #2]
 80017ba:	4413      	add	r3, r2
 80017bc:	b29b      	uxth	r3, r3
 80017be:	807b      	strh	r3, [r7, #2]
    temp = (double)temp * 0.625;    /*  */
 80017c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe ff3d 	bl	8000644 <__aeabi_i2d>
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <ds18b20_get_temperature_3+0xa4>)
 80017d0:	f7fe ffa2 	bl	8000718 <__aeabi_dmul>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff fa4c 	bl	8000c78 <__aeabi_d2iz>
 80017e0:	4603      	mov	r3, r0
 80017e2:	807b      	strh	r3, [r7, #2]

    if (flag == 0)			/*  */
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d103      	bne.n	80017f2 <ds18b20_get_temperature_3+0x96>
    {
        temp = -temp;   /*  */
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	425b      	negs	r3, r3
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	807b      	strh	r3, [r7, #2]
    }

    return temp;
 80017f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	3fe40000 	.word	0x3fe40000

08001804 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180a:	f107 0310 	add.w	r3, r7, #16
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001818:	4b4c      	ldr	r3, [pc, #304]	@ (800194c <MX_GPIO_Init+0x148>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a4b      	ldr	r2, [pc, #300]	@ (800194c <MX_GPIO_Init+0x148>)
 800181e:	f043 0320 	orr.w	r3, r3, #32
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b49      	ldr	r3, [pc, #292]	@ (800194c <MX_GPIO_Init+0x148>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0320 	and.w	r3, r3, #32
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001830:	4b46      	ldr	r3, [pc, #280]	@ (800194c <MX_GPIO_Init+0x148>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	4a45      	ldr	r2, [pc, #276]	@ (800194c <MX_GPIO_Init+0x148>)
 8001836:	f043 0310 	orr.w	r3, r3, #16
 800183a:	6193      	str	r3, [r2, #24]
 800183c:	4b43      	ldr	r3, [pc, #268]	@ (800194c <MX_GPIO_Init+0x148>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 0310 	and.w	r3, r3, #16
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	4b40      	ldr	r3, [pc, #256]	@ (800194c <MX_GPIO_Init+0x148>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a3f      	ldr	r2, [pc, #252]	@ (800194c <MX_GPIO_Init+0x148>)
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b3d      	ldr	r3, [pc, #244]	@ (800194c <MX_GPIO_Init+0x148>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f003 0304 	and.w	r3, r3, #4
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001860:	4b3a      	ldr	r3, [pc, #232]	@ (800194c <MX_GPIO_Init+0x148>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	4a39      	ldr	r2, [pc, #228]	@ (800194c <MX_GPIO_Init+0x148>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	6193      	str	r3, [r2, #24]
 800186c:	4b37      	ldr	r3, [pc, #220]	@ (800194c <MX_GPIO_Init+0x148>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AIN1_Pin|AIN2_Pin|BIN1_Pin|BIN2_Pin
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 714e 	mov.w	r1, #824	@ 0x338
 800187e:	4834      	ldr	r0, [pc, #208]	@ (8001950 <MX_GPIO_Init+0x14c>)
 8001880:	f002 fd8d 	bl	800439e <HAL_GPIO_WritePin>
                          |Trig_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DQ1_Pin|DQ2_Pin|DQ3_Pin|Buzzer_Pin, GPIO_PIN_RESET);
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 7107 	mov.w	r1, #540	@ 0x21c
 800188a:	4832      	ldr	r0, [pc, #200]	@ (8001954 <MX_GPIO_Init+0x150>)
 800188c:	f002 fd87 	bl	800439e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Key_Pin */
  GPIO_InitStruct.Pin = Key_Pin;
 8001890:	2304      	movs	r3, #4
 8001892:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001894:	4b30      	ldr	r3, [pc, #192]	@ (8001958 <MX_GPIO_Init+0x154>)
 8001896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001898:	2301      	movs	r3, #1
 800189a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Key_GPIO_Port, &GPIO_InitStruct);
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	4619      	mov	r1, r3
 80018a2:	482b      	ldr	r0, [pc, #172]	@ (8001950 <MX_GPIO_Init+0x14c>)
 80018a4:	f002 fbd0 	bl	8004048 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN1_Pin AIN2_Pin BIN1_Pin BIN2_Pin
                           Trig_Pin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin|BIN1_Pin|BIN2_Pin
 80018a8:	f44f 734e 	mov.w	r3, #824	@ 0x338
 80018ac:	613b      	str	r3, [r7, #16]
                          |Trig_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2302      	movs	r3, #2
 80018b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ba:	f107 0310 	add.w	r3, r7, #16
 80018be:	4619      	mov	r1, r3
 80018c0:	4823      	ldr	r0, [pc, #140]	@ (8001950 <MX_GPIO_Init+0x14c>)
 80018c2:	f002 fbc1 	bl	8004048 <HAL_GPIO_Init>

  /*Configure GPIO pins : DQ1_Pin DQ2_Pin DQ3_Pin */
  GPIO_InitStruct.Pin = DQ1_Pin|DQ2_Pin|DQ3_Pin;
 80018c6:	231c      	movs	r3, #28
 80018c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018ca:	2311      	movs	r3, #17
 80018cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d2:	2303      	movs	r3, #3
 80018d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	4619      	mov	r1, r3
 80018dc:	481d      	ldr	r0, [pc, #116]	@ (8001954 <MX_GPIO_Init+0x150>)
 80018de:	f002 fbb3 	bl	8004048 <HAL_GPIO_Init>

  /*Configure GPIO pins : MH1_Pin MH2_Pin MH3_Pin */
  GPIO_InitStruct.Pin = MH1_Pin|MH2_Pin|MH3_Pin;
 80018e2:	23e0      	movs	r3, #224	@ 0xe0
 80018e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ee:	f107 0310 	add.w	r3, r7, #16
 80018f2:	4619      	mov	r1, r3
 80018f4:	4817      	ldr	r0, [pc, #92]	@ (8001954 <MX_GPIO_Init+0x150>)
 80018f6:	f002 fba7 	bl	8004048 <HAL_GPIO_Init>

  /*Configure GPIO pins : X1_Pin X2_Pin X5_Pin X6_Pin
                           X7_Pin X8_Pin X3_Pin X4_Pin */
  GPIO_InitStruct.Pin = X1_Pin|X2_Pin|X5_Pin|X6_Pin
 80018fa:	f24f 3303 	movw	r3, #62211	@ 0xf303
 80018fe:	613b      	str	r3, [r7, #16]
                          |X7_Pin|X8_Pin|X3_Pin|X4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	4619      	mov	r1, r3
 800190e:	4813      	ldr	r0, [pc, #76]	@ (800195c <MX_GPIO_Init+0x158>)
 8001910:	f002 fb9a 	bl	8004048 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001914:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001918:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	2301      	movs	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800191e:	2302      	movs	r3, #2
 8001920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2302      	movs	r3, #2
 8001924:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4809      	ldr	r0, [pc, #36]	@ (8001954 <MX_GPIO_Init+0x150>)
 800192e:	f002 fb8b 	bl	8004048 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2101      	movs	r1, #1
 8001936:	2008      	movs	r0, #8
 8001938:	f002 fa0d 	bl	8003d56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800193c:	2008      	movs	r0, #8
 800193e:	f002 fa26 	bl	8003d8e <HAL_NVIC_EnableIRQ>

}
 8001942:	bf00      	nop
 8001944:	3720      	adds	r7, #32
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	40011000 	.word	0x40011000
 8001954:	40010800 	.word	0x40010800
 8001958:	10210000 	.word	0x10210000
 800195c:	40010c00 	.word	0x40010c00

08001960 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001966:	4a13      	ldr	r2, [pc, #76]	@ (80019b4 <MX_I2C2_Init+0x54>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800196a:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <MX_I2C2_Init+0x50>)
 800196c:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <MX_I2C2_Init+0x58>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001970:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <MX_I2C2_Init+0x50>)
 800197e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001982:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001984:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <MX_I2C2_Init+0x50>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001996:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <MX_I2C2_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800199c:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <MX_I2C2_Init+0x50>)
 800199e:	f002 fd39 	bl	8004414 <HAL_I2C_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019a8:	f000 fb8d 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000220 	.word	0x20000220
 80019b4:	40005800 	.word	0x40005800
 80019b8:	00061a80 	.word	0x00061a80

080019bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a16      	ldr	r2, [pc, #88]	@ (8001a30 <HAL_I2C_MspInit+0x74>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d124      	bne.n	8001a26 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019dc:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	4a14      	ldr	r2, [pc, #80]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 80019e2:	f043 0308 	orr.w	r3, r3, #8
 80019e6:	6193      	str	r3, [r2, #24]
 80019e8:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	f003 0308 	and.w	r3, r3, #8
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80019f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019fa:	2312      	movs	r3, #18
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a02:	f107 0310 	add.w	r3, r7, #16
 8001a06:	4619      	mov	r1, r3
 8001a08:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <HAL_I2C_MspInit+0x7c>)
 8001a0a:	f002 fb1d 	bl	8004048 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a0e:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	4a08      	ldr	r2, [pc, #32]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 8001a14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a18:	61d3      	str	r3, [r2, #28]
 8001a1a:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <HAL_I2C_MspInit+0x78>)
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001a26:	bf00      	nop
 8001a28:	3720      	adds	r7, #32
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40005800 	.word	0x40005800
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010c00 	.word	0x40010c00

08001a3c <calculate_checksum>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

uint8_t calculate_checksum(DataPacket* packet) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    uint8_t* data = (uint8_t*)packet;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	60fb      	str	r3, [r7, #12]
    uint8_t sum = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 9; i++) {
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	e009      	b.n	8001a66 <calculate_checksum+0x2a>
        sum += data[i];
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	4413      	add	r3, r2
 8001a58:	781a      	ldrb	r2, [r3, #0]
 8001a5a:	7dfb      	ldrb	r3, [r7, #23]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 9; i++) {
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	3301      	adds	r3, #1
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	ddf2      	ble.n	8001a52 <calculate_checksum+0x16>
    }
    return sum;
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	371c      	adds	r7, #28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <send_data>:

void send_data(uint16_t temp, uint16_t smoke, uint8_t fire,uint32_t distance) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	4603      	mov	r3, r0
 8001a82:	81fb      	strh	r3, [r7, #14]
 8001a84:	460b      	mov	r3, r1
 8001a86:	81bb      	strh	r3, [r7, #12]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	72fb      	strb	r3, [r7, #11]
    DataPacket packet;
    // 
    packet.start = 0x5A;
 8001a8c:	235a      	movs	r3, #90	@ 0x5a
 8001a8e:	753b      	strb	r3, [r7, #20]
    packet.temp_high = (temp >> 8) & 0xFF;  // 
 8001a90:	89fb      	ldrh	r3, [r7, #14]
 8001a92:	0a1b      	lsrs	r3, r3, #8
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	757b      	strb	r3, [r7, #21]
    packet.temp_low = temp & 0xFF;          // 
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	75bb      	strb	r3, [r7, #22]
    packet.smoke_high = (smoke >> 8) & 0xFF;// 
 8001aa0:	89bb      	ldrh	r3, [r7, #12]
 8001aa2:	0a1b      	lsrs	r3, r3, #8
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	75fb      	strb	r3, [r7, #23]
    packet.smoke_low = smoke & 0xFF;        // 
 8001aaa:	89bb      	ldrh	r3, [r7, #12]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	763b      	strb	r3, [r7, #24]
    packet.fire = fire;
 8001ab0:	7afb      	ldrb	r3, [r7, #11]
 8001ab2:	767b      	strb	r3, [r7, #25]
    packet.distance[0] = (distance >> 16) & 0xFF;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	0c1b      	lsrs	r3, r3, #16
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	76bb      	strb	r3, [r7, #26]
    packet.distance[1] = (distance >> 8) & 0xFF;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	0a1b      	lsrs	r3, r3, #8
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	76fb      	strb	r3, [r7, #27]
    packet.distance[2] = distance & 0xFF;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	773b      	strb	r3, [r7, #28]
    // 
    packet.checksum = calculate_checksum(&packet);
 8001aca:	f107 0314 	add.w	r3, r7, #20
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff ffb4 	bl	8001a3c <calculate_checksum>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	777b      	strb	r3, [r7, #29]

    // USART1 100ms
    HAL_UART_Transmit(&huart3, (uint8_t*)&packet, sizeof(DataPacket),100);
 8001ad8:	f107 0114 	add.w	r1, r7, #20
 8001adc:	2364      	movs	r3, #100	@ 0x64
 8001ade:	220a      	movs	r2, #10
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <send_data+0x78>)
 8001ae2:	f005 fb75 	bl	80071d0 <HAL_UART_Transmit>
}
 8001ae6:	bf00      	nop
 8001ae8:	3720      	adds	r7, #32
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000880 	.word	0x20000880
 8001af4:	00000000 	.word	0x00000000

08001af8 <HAL_TIM_IC_CaptureCallback>:
/*  */
int upEdge = 0;
int downEdge = 0;
float distance = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)//
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	if (htim == &htim1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a1f      	ldr	r2, [pc, #124]	@ (8001b80 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d133      	bne.n	8001b70 <HAL_TIM_IC_CaptureCallback+0x78>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7f1b      	ldrb	r3, [r3, #28]
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d12f      	bne.n	8001b70 <HAL_TIM_IC_CaptureCallback+0x78>
	{
		upEdge = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_3);//3
 8001b10:	2108      	movs	r1, #8
 8001b12:	481b      	ldr	r0, [pc, #108]	@ (8001b80 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001b14:	f004 fe28 	bl	8006768 <HAL_TIM_ReadCapturedValue>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4b19      	ldr	r3, [pc, #100]	@ (8001b84 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001b1e:	601a      	str	r2, [r3, #0]
		downEdge = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_4);//4
 8001b20:	210c      	movs	r1, #12
 8001b22:	4817      	ldr	r0, [pc, #92]	@ (8001b80 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001b24:	f004 fe20 	bl	8006768 <HAL_TIM_ReadCapturedValue>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001b2e:	601a      	str	r2, [r3, #0]
		distance = (downEdge - upEdge) * 0.034 / 2;//
 8001b30:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fd82 	bl	8000644 <__aeabi_i2d>
 8001b40:	a30d      	add	r3, pc, #52	@ (adr r3, 8001b78 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	f7fe fde7 	bl	8000718 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4610      	mov	r0, r2
 8001b50:	4619      	mov	r1, r3
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b5a:	f7fe ff07 	bl	800096c <__aeabi_ddiv>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7ff f8cf 	bl	8000d08 <__aeabi_d2f>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a07      	ldr	r2, [pc, #28]	@ (8001b8c <HAL_TIM_IC_CaptureCallback+0x94>)
 8001b6e:	6013      	str	r3, [r2, #0]
	}
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	b020c49c 	.word	0xb020c49c
 8001b7c:	3fa16872 	.word	0x3fa16872
 8001b80:	200007a8 	.word	0x200007a8
 8001b84:	20000300 	.word	0x20000300
 8001b88:	20000304 	.word	0x20000304
 8001b8c:	20000308 	.word	0x20000308

08001b90 <HAL_TIM_PeriodElapsedCallback>:
uint8_t fs_state = 0;
uint8_t fire_state = 0;
uint8_t t = 0;
uint16_t tmep= 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d115      	bne.n	8001bcc <HAL_TIM_PeriodElapsedCallback+0x3c>
	{
		send_data(temperature,adc_mq2,fire_state,distance*10);
 8001ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001ba2:	881c      	ldrh	r4, [r3, #0]
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001ba6:	881d      	ldrh	r5, [r3, #0]
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001baa:	781e      	ldrb	r6, [r3, #0]
 8001bac:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	490d      	ldr	r1, [pc, #52]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fb40 	bl	8000238 <__aeabi_fmul>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff f8f4 	bl	8000da8 <__aeabi_f2uiz>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	4632      	mov	r2, r6
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	f7ff ff56 	bl	8001a78 <send_data>

	}
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bd4:	20000838 	.word	0x20000838
 8001bd8:	20000312 	.word	0x20000312
 8001bdc:	20000314 	.word	0x20000314
 8001be0:	20000319 	.word	0x20000319
 8001be4:	20000308 	.word	0x20000308
 8001be8:	41200000 	.word	0x41200000

08001bec <max>:
uint16_t max(uint16_t a,uint16_t b, uint16_t c)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	80fb      	strh	r3, [r7, #6]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	80bb      	strh	r3, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	807b      	strh	r3, [r7, #2]
	uint16_t max_val = a;
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	81fb      	strh	r3, [r7, #14]
	if(b > max_val){max_val = b;}
 8001c02:	88ba      	ldrh	r2, [r7, #4]
 8001c04:	89fb      	ldrh	r3, [r7, #14]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d901      	bls.n	8001c0e <max+0x22>
 8001c0a:	88bb      	ldrh	r3, [r7, #4]
 8001c0c:	81fb      	strh	r3, [r7, #14]
	if(c > max_val){max_val = c;}
 8001c0e:	887a      	ldrh	r2, [r7, #2]
 8001c10:	89fb      	ldrh	r3, [r7, #14]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d901      	bls.n	8001c1a <max+0x2e>
 8001c16:	887b      	ldrh	r3, [r7, #2]
 8001c18:	81fb      	strh	r3, [r7, #14]
	return max_val;
 8001c1a:	89fb      	ldrh	r3, [r7, #14]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c2e:	f001 fa3d 	bl	80030ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c32:	f000 f9eb 	bl	800200c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c36:	f7ff fde5 	bl	8001804 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001c3a:	f7ff fe91 	bl	8001960 <MX_I2C2_Init>
  MX_ADC1_Init();
 8001c3e:	f7ff f921 	bl	8000e84 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001c42:	f001 f97b 	bl	8002f3c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001c46:	f000 ff6b 	bl	8002b20 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c4a:	f000 ffeb 	bl	8002c24 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c4e:	f001 f869 	bl	8002d24 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  //
  HAL_Delay(50);
 8001c52:	2032      	movs	r0, #50	@ 0x32
 8001c54:	f001 fa8c 	bl	8003170 <HAL_Delay>
  OLED_Init();
 8001c58:	f000 fb86 	bl	8002368 <OLED_Init>
  HAL_Delay(50);
 8001c5c:	2032      	movs	r0, #50	@ 0x32
 8001c5e:	f001 fa87 	bl	8003170 <HAL_Delay>
  HAL_ADCEx_Calibration_Start(&hadc1);//ADC
 8001c62:	4885      	ldr	r0, [pc, #532]	@ (8001e78 <main+0x250>)
 8001c64:	f001 fef2 	bl	8003a4c <HAL_ADCEx_Calibration_Start>
  HAL_TIM_Base_Start(&htim1);//
 8001c68:	4884      	ldr	r0, [pc, #528]	@ (8001e7c <main+0x254>)
 8001c6a:	f003 fe5d 	bl	8005928 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_3);
 8001c6e:	2108      	movs	r1, #8
 8001c70:	4882      	ldr	r0, [pc, #520]	@ (8001e7c <main+0x254>)
 8001c72:	f004 f87b 	bl	8005d6c <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 8001c76:	210c      	movs	r1, #12
 8001c78:	4880      	ldr	r0, [pc, #512]	@ (8001e7c <main+0x254>)
 8001c7a:	f004 f945 	bl	8005f08 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Start_IT(&htim4);//
 8001c7e:	4880      	ldr	r0, [pc, #512]	@ (8001e80 <main+0x258>)
 8001c80:	f003 feaa 	bl	80059d8 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001c84:	2100      	movs	r1, #0
 8001c86:	487f      	ldr	r0, [pc, #508]	@ (8001e84 <main+0x25c>)
 8001c88:	f003 ff5e 	bl	8005b48 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	487d      	ldr	r0, [pc, #500]	@ (8001e84 <main+0x25c>)
 8001c90:	f003 ff5a 	bl	8005b48 <HAL_TIM_PWM_Start>
  ds18b20_init_1();
 8001c94:	f7ff fc90 	bl	80015b8 <ds18b20_init_1>
  Motor_stop();
 8001c98:	f000 fa1c 	bl	80020d4 <Motor_stop>
  buzzer_off();
 8001c9c:	f7ff f8e6 	bl	8000e6c <buzzer_off>
  while (1)
  {
	/*  */


	if(key == 1)
 8001ca0:	4b79      	ldr	r3, [pc, #484]	@ (8001e88 <main+0x260>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d120      	bne.n	8001cea <main+0xc2>
	{
		buzzer_off();
 8001ca8:	f7ff f8e0 	bl	8000e6c <buzzer_off>
		fire_state = 0;
 8001cac:	4b77      	ldr	r3, [pc, #476]	@ (8001e8c <main+0x264>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
		track2();
 8001cb2:	f000 fad9 	bl	8002268 <track2>
		if(fs1 || fs2 || fs3 ||  adc_mq2>=50)
 8001cb6:	4b76      	ldr	r3, [pc, #472]	@ (8001e90 <main+0x268>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10b      	bne.n	8001cd6 <main+0xae>
 8001cbe:	4b75      	ldr	r3, [pc, #468]	@ (8001e94 <main+0x26c>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d107      	bne.n	8001cd6 <main+0xae>
 8001cc6:	4b74      	ldr	r3, [pc, #464]	@ (8001e98 <main+0x270>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d103      	bne.n	8001cd6 <main+0xae>
 8001cce:	4b73      	ldr	r3, [pc, #460]	@ (8001e9c <main+0x274>)
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	2b31      	cmp	r3, #49	@ 0x31
 8001cd4:	d909      	bls.n	8001cea <main+0xc2>
		{
		 buzzer_on();
 8001cd6:	f7ff f8bd 	bl	8000e54 <buzzer_on>
		 Motor_stop();
 8001cda:	f000 f9fb 	bl	80020d4 <Motor_stop>
		 key = 0;
 8001cde:	4b6a      	ldr	r3, [pc, #424]	@ (8001e88 <main+0x260>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
		 fire_state = 1;
 8001ce4:	4b69      	ldr	r3, [pc, #420]	@ (8001e8c <main+0x264>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
	}

		/*  */

	/*  */
	 HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8001cea:	2201      	movs	r2, #1
 8001cec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cf0:	486b      	ldr	r0, [pc, #428]	@ (8001ea0 <main+0x278>)
 8001cf2:	f002 fb54 	bl	800439e <HAL_GPIO_WritePin>
	 HAL_Delay(1);
 8001cf6:	2001      	movs	r0, #1
 8001cf8:	f001 fa3a 	bl	8003170 <HAL_Delay>
	 HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d02:	4867      	ldr	r0, [pc, #412]	@ (8001ea0 <main+0x278>)
 8001d04:	f002 fb4b 	bl	800439e <HAL_GPIO_WritePin>
	 __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001d08:	4b5c      	ldr	r3, [pc, #368]	@ (8001e7c <main+0x254>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	625a      	str	r2, [r3, #36]	@ 0x24

	/*  */

	/*  */

	  while(t>=20){t++;}
 8001d10:	e005      	b.n	8001d1e <main+0xf6>
 8001d12:	4b64      	ldr	r3, [pc, #400]	@ (8001ea4 <main+0x27c>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	3301      	adds	r3, #1
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4b62      	ldr	r3, [pc, #392]	@ (8001ea4 <main+0x27c>)
 8001d1c:	701a      	strb	r2, [r3, #0]
 8001d1e:	4b61      	ldr	r3, [pc, #388]	@ (8001ea4 <main+0x27c>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b13      	cmp	r3, #19
 8001d24:	d8f5      	bhi.n	8001d12 <main+0xea>
	  t = 0;
 8001d26:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea4 <main+0x27c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
	  temperature1= ds18b20_get_temperature_1()/10;			    /* */
 8001d2c:	f7ff fc6e 	bl	800160c <ds18b20_get_temperature_1>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4a5d      	ldr	r2, [pc, #372]	@ (8001ea8 <main+0x280>)
 8001d34:	fb82 1203 	smull	r1, r2, r2, r3
 8001d38:	1092      	asrs	r2, r2, #2
 8001d3a:	17db      	asrs	r3, r3, #31
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b5a      	ldr	r3, [pc, #360]	@ (8001eac <main+0x284>)
 8001d44:	801a      	strh	r2, [r3, #0]
	  if(temperature1>=10000){temperature1 = 25;}
 8001d46:	4b59      	ldr	r3, [pc, #356]	@ (8001eac <main+0x284>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d909      	bls.n	8001d66 <main+0x13e>
 8001d52:	4b56      	ldr	r3, [pc, #344]	@ (8001eac <main+0x284>)
 8001d54:	2219      	movs	r2, #25
 8001d56:	801a      	strh	r2, [r3, #0]
	  while(t>=20){t++;}
 8001d58:	e005      	b.n	8001d66 <main+0x13e>
 8001d5a:	4b52      	ldr	r3, [pc, #328]	@ (8001ea4 <main+0x27c>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4b50      	ldr	r3, [pc, #320]	@ (8001ea4 <main+0x27c>)
 8001d64:	701a      	strb	r2, [r3, #0]
 8001d66:	4b4f      	ldr	r3, [pc, #316]	@ (8001ea4 <main+0x27c>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b13      	cmp	r3, #19
 8001d6c:	d8f5      	bhi.n	8001d5a <main+0x132>
	  t = 0;
 8001d6e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ea4 <main+0x27c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	701a      	strb	r2, [r3, #0]
	  temperature2= ds18b20_get_temperature_2()/10;			    /* */
 8001d74:	f7ff fc9e 	bl	80016b4 <ds18b20_get_temperature_2>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4a4b      	ldr	r2, [pc, #300]	@ (8001ea8 <main+0x280>)
 8001d7c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d80:	1092      	asrs	r2, r2, #2
 8001d82:	17db      	asrs	r3, r3, #31
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	4b49      	ldr	r3, [pc, #292]	@ (8001eb0 <main+0x288>)
 8001d8c:	801a      	strh	r2, [r3, #0]
	  if(temperature2>=10000){temperature2 = 25;}
 8001d8e:	4b48      	ldr	r3, [pc, #288]	@ (8001eb0 <main+0x288>)
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d909      	bls.n	8001dae <main+0x186>
 8001d9a:	4b45      	ldr	r3, [pc, #276]	@ (8001eb0 <main+0x288>)
 8001d9c:	2219      	movs	r2, #25
 8001d9e:	801a      	strh	r2, [r3, #0]
	  while(t>=20){t++;}
 8001da0:	e005      	b.n	8001dae <main+0x186>
 8001da2:	4b40      	ldr	r3, [pc, #256]	@ (8001ea4 <main+0x27c>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	3301      	adds	r3, #1
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	4b3e      	ldr	r3, [pc, #248]	@ (8001ea4 <main+0x27c>)
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea4 <main+0x27c>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	2b13      	cmp	r3, #19
 8001db4:	d8f5      	bhi.n	8001da2 <main+0x17a>
	  t = 0;
 8001db6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea4 <main+0x27c>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	701a      	strb	r2, [r3, #0]
	  temperature3= ds18b20_get_temperature_3()/10;			    /* */
 8001dbc:	f7ff fcce 	bl	800175c <ds18b20_get_temperature_3>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4a39      	ldr	r2, [pc, #228]	@ (8001ea8 <main+0x280>)
 8001dc4:	fb82 1203 	smull	r1, r2, r2, r3
 8001dc8:	1092      	asrs	r2, r2, #2
 8001dca:	17db      	asrs	r3, r3, #31
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	b21b      	sxth	r3, r3
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	4b38      	ldr	r3, [pc, #224]	@ (8001eb4 <main+0x28c>)
 8001dd4:	801a      	strh	r2, [r3, #0]
	  if(temperature3>=10000){temperature3 = 25;}
 8001dd6:	4b37      	ldr	r3, [pc, #220]	@ (8001eb4 <main+0x28c>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d902      	bls.n	8001de8 <main+0x1c0>
 8001de2:	4b34      	ldr	r3, [pc, #208]	@ (8001eb4 <main+0x28c>)
 8001de4:	2219      	movs	r2, #25
 8001de6:	801a      	strh	r2, [r3, #0]
	  temperature = max(temperature1, temperature2, temperature3);
 8001de8:	4b30      	ldr	r3, [pc, #192]	@ (8001eac <main+0x284>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	4a30      	ldr	r2, [pc, #192]	@ (8001eb0 <main+0x288>)
 8001dee:	8811      	ldrh	r1, [r2, #0]
 8001df0:	4a30      	ldr	r2, [pc, #192]	@ (8001eb4 <main+0x28c>)
 8001df2:	8812      	ldrh	r2, [r2, #0]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fef9 	bl	8001bec <max>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb8 <main+0x290>)
 8001e00:	801a      	strh	r2, [r3, #0]
	  if(temperature>=10000){temperature = 25;}
 8001e02:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb8 <main+0x290>)
 8001e04:	881b      	ldrh	r3, [r3, #0]
 8001e06:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d902      	bls.n	8001e14 <main+0x1ec>
 8001e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb8 <main+0x290>)
 8001e10:	2219      	movs	r2, #25
 8001e12:	801a      	strh	r2, [r3, #0]


	/*  */

	/* MQ2  */
	 adc_mq2 = ADC_IN_1()/100;
 8001e14:	f7ff f8b0 	bl	8000f78 <ADC_IN_1>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4b27      	ldr	r3, [pc, #156]	@ (8001ebc <main+0x294>)
 8001e1e:	fba3 2302 	umull	r2, r3, r3, r2
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <main+0x274>)
 8001e28:	801a      	strh	r2, [r3, #0]
	/* MQ2  */



	/*  */
	 if(!HAL_GPIO_ReadPin(MH1_GPIO_Port, MH1_Pin)){fs1 = 1;}else{fs1 = 0;}
 8001e2a:	2120      	movs	r1, #32
 8001e2c:	4824      	ldr	r0, [pc, #144]	@ (8001ec0 <main+0x298>)
 8001e2e:	f002 fa9f 	bl	8004370 <HAL_GPIO_ReadPin>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d103      	bne.n	8001e40 <main+0x218>
 8001e38:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <main+0x268>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e002      	b.n	8001e46 <main+0x21e>
 8001e40:	4b13      	ldr	r3, [pc, #76]	@ (8001e90 <main+0x268>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
	 if(!HAL_GPIO_ReadPin(MH2_GPIO_Port, MH2_Pin)){fs2 = 1;}else{fs2 = 0;}
 8001e46:	2140      	movs	r1, #64	@ 0x40
 8001e48:	481d      	ldr	r0, [pc, #116]	@ (8001ec0 <main+0x298>)
 8001e4a:	f002 fa91 	bl	8004370 <HAL_GPIO_ReadPin>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d103      	bne.n	8001e5c <main+0x234>
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <main+0x26c>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	701a      	strb	r2, [r3, #0]
 8001e5a:	e002      	b.n	8001e62 <main+0x23a>
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e94 <main+0x26c>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	701a      	strb	r2, [r3, #0]
	 if(!HAL_GPIO_ReadPin(MH3_GPIO_Port, MH3_Pin)){fs3 = 1;}else{fs3 = 0;}
 8001e62:	2180      	movs	r1, #128	@ 0x80
 8001e64:	4816      	ldr	r0, [pc, #88]	@ (8001ec0 <main+0x298>)
 8001e66:	f002 fa83 	bl	8004370 <HAL_GPIO_ReadPin>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d129      	bne.n	8001ec4 <main+0x29c>
 8001e70:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <main+0x270>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	701a      	strb	r2, [r3, #0]
 8001e76:	e028      	b.n	8001eca <main+0x2a2>
 8001e78:	200001f0 	.word	0x200001f0
 8001e7c:	200007a8 	.word	0x200007a8
 8001e80:	20000838 	.word	0x20000838
 8001e84:	200007f0 	.word	0x200007f0
 8001e88:	200007a2 	.word	0x200007a2
 8001e8c:	20000319 	.word	0x20000319
 8001e90:	20000316 	.word	0x20000316
 8001e94:	20000317 	.word	0x20000317
 8001e98:	20000318 	.word	0x20000318
 8001e9c:	20000314 	.word	0x20000314
 8001ea0:	40011000 	.word	0x40011000
 8001ea4:	2000031a 	.word	0x2000031a
 8001ea8:	66666667 	.word	0x66666667
 8001eac:	2000030c 	.word	0x2000030c
 8001eb0:	2000030e 	.word	0x2000030e
 8001eb4:	20000310 	.word	0x20000310
 8001eb8:	20000312 	.word	0x20000312
 8001ebc:	51eb851f 	.word	0x51eb851f
 8001ec0:	40010800 	.word	0x40010800
 8001ec4:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb0 <main+0x388>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
	/*  */

	/* OLED */

  	 OLED_NewFrame();
 8001eca:	f000 faa9 	bl	8002420 <OLED_NewFrame>
	 sprintf(tem1, "tem1:%u",temperature1);
 8001ece:	4b39      	ldr	r3, [pc, #228]	@ (8001fb4 <main+0x38c>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4938      	ldr	r1, [pc, #224]	@ (8001fb8 <main+0x390>)
 8001ed6:	4839      	ldr	r0, [pc, #228]	@ (8001fbc <main+0x394>)
 8001ed8:	f006 fe66 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 0, tem1,&afont8x6 , OLED_COLOR_NORMAL);
 8001edc:	2300      	movs	r3, #0
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	4b37      	ldr	r3, [pc, #220]	@ (8001fc0 <main+0x398>)
 8001ee2:	4a36      	ldr	r2, [pc, #216]	@ (8001fbc <main+0x394>)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f000 fc96 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(tem2, "tem2:%u",temperature2);
 8001eec:	4b35      	ldr	r3, [pc, #212]	@ (8001fc4 <main+0x39c>)
 8001eee:	881b      	ldrh	r3, [r3, #0]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4935      	ldr	r1, [pc, #212]	@ (8001fc8 <main+0x3a0>)
 8001ef4:	4835      	ldr	r0, [pc, #212]	@ (8001fcc <main+0x3a4>)
 8001ef6:	f006 fe57 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 8, tem2, &afont8x6, OLED_COLOR_NORMAL);
 8001efa:	2300      	movs	r3, #0
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	4b30      	ldr	r3, [pc, #192]	@ (8001fc0 <main+0x398>)
 8001f00:	4a32      	ldr	r2, [pc, #200]	@ (8001fcc <main+0x3a4>)
 8001f02:	2108      	movs	r1, #8
 8001f04:	2000      	movs	r0, #0
 8001f06:	f000 fc87 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(tem3, "tem3:%u",temperature3);
 8001f0a:	4b31      	ldr	r3, [pc, #196]	@ (8001fd0 <main+0x3a8>)
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4930      	ldr	r1, [pc, #192]	@ (8001fd4 <main+0x3ac>)
 8001f12:	4831      	ldr	r0, [pc, #196]	@ (8001fd8 <main+0x3b0>)
 8001f14:	f006 fe48 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 16, tem3, &afont8x6, OLED_COLOR_NORMAL);
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	4b28      	ldr	r3, [pc, #160]	@ (8001fc0 <main+0x398>)
 8001f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8001fd8 <main+0x3b0>)
 8001f20:	2110      	movs	r1, #16
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 fc78 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(mq2,"smoke:%u", adc_mq2);
 8001f28:	4b2c      	ldr	r3, [pc, #176]	@ (8001fdc <main+0x3b4>)
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	492c      	ldr	r1, [pc, #176]	@ (8001fe0 <main+0x3b8>)
 8001f30:	482c      	ldr	r0, [pc, #176]	@ (8001fe4 <main+0x3bc>)
 8001f32:	f006 fe39 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 24, mq2, &afont8x6, OLED_COLOR_NORMAL);
 8001f36:	2300      	movs	r3, #0
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	4b21      	ldr	r3, [pc, #132]	@ (8001fc0 <main+0x398>)
 8001f3c:	4a29      	ldr	r2, [pc, #164]	@ (8001fe4 <main+0x3bc>)
 8001f3e:	2118      	movs	r1, #24
 8001f40:	2000      	movs	r0, #0
 8001f42:	f000 fc69 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(dis,"distance:%.1fcm",distance);
 8001f46:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <main+0x3c0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fb8c 	bl	8000668 <__aeabi_f2d>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4925      	ldr	r1, [pc, #148]	@ (8001fec <main+0x3c4>)
 8001f56:	4826      	ldr	r0, [pc, #152]	@ (8001ff0 <main+0x3c8>)
 8001f58:	f006 fe26 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 32, dis, &afont8x6, OLED_COLOR_NORMAL);
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <main+0x398>)
 8001f62:	4a23      	ldr	r2, [pc, #140]	@ (8001ff0 <main+0x3c8>)
 8001f64:	2120      	movs	r1, #32
 8001f66:	2000      	movs	r0, #0
 8001f68:	f000 fc56 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(fs,"fs:%u",fire_state);
 8001f6c:	4b21      	ldr	r3, [pc, #132]	@ (8001ff4 <main+0x3cc>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4921      	ldr	r1, [pc, #132]	@ (8001ff8 <main+0x3d0>)
 8001f74:	4821      	ldr	r0, [pc, #132]	@ (8001ffc <main+0x3d4>)
 8001f76:	f006 fe17 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 40, fs, &afont8x6, OLED_COLOR_NORMAL);
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <main+0x398>)
 8001f80:	4a1e      	ldr	r2, [pc, #120]	@ (8001ffc <main+0x3d4>)
 8001f82:	2128      	movs	r1, #40	@ 0x28
 8001f84:	2000      	movs	r0, #0
 8001f86:	f000 fc47 	bl	8002818 <OLED_PrintASCIIString>
	 sprintf(keys,"key:%u",key);
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002000 <main+0x3d8>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	491c      	ldr	r1, [pc, #112]	@ (8002004 <main+0x3dc>)
 8001f92:	481d      	ldr	r0, [pc, #116]	@ (8002008 <main+0x3e0>)
 8001f94:	f006 fe08 	bl	8008ba8 <siprintf>
	 OLED_PrintASCIIString(0, 48, keys, &afont8x6, OLED_COLOR_NORMAL);
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <main+0x398>)
 8001f9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002008 <main+0x3e0>)
 8001fa0:	2130      	movs	r1, #48	@ 0x30
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f000 fc38 	bl	8002818 <OLED_PrintASCIIString>

	 OLED_ShowFrame();
 8001fa8:	f000 fa46 	bl	8002438 <OLED_ShowFrame>
	if(key == 1)
 8001fac:	e678      	b.n	8001ca0 <main+0x78>
 8001fae:	bf00      	nop
 8001fb0:	20000318 	.word	0x20000318
 8001fb4:	2000030c 	.word	0x2000030c
 8001fb8:	0800c428 	.word	0x0800c428
 8001fbc:	2000029c 	.word	0x2000029c
 8001fc0:	0800c694 	.word	0x0800c694
 8001fc4:	2000030e 	.word	0x2000030e
 8001fc8:	0800c430 	.word	0x0800c430
 8001fcc:	200002b0 	.word	0x200002b0
 8001fd0:	20000310 	.word	0x20000310
 8001fd4:	0800c438 	.word	0x0800c438
 8001fd8:	200002c4 	.word	0x200002c4
 8001fdc:	20000314 	.word	0x20000314
 8001fe0:	0800c440 	.word	0x0800c440
 8001fe4:	20000274 	.word	0x20000274
 8001fe8:	20000308 	.word	0x20000308
 8001fec:	0800c44c 	.word	0x0800c44c
 8001ff0:	20000288 	.word	0x20000288
 8001ff4:	20000319 	.word	0x20000319
 8001ff8:	0800c45c 	.word	0x0800c45c
 8001ffc:	200002d8 	.word	0x200002d8
 8002000:	200007a2 	.word	0x200007a2
 8002004:	0800c464 	.word	0x0800c464
 8002008:	200002ec 	.word	0x200002ec

0800200c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b096      	sub	sp, #88	@ 0x58
 8002010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002012:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002016:	2228      	movs	r2, #40	@ 0x28
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f006 fe29 	bl	8008c72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
 800203c:	611a      	str	r2, [r3, #16]
 800203e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002040:	2301      	movs	r3, #1
 8002042:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002044:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002048:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800204a:	2300      	movs	r3, #0
 800204c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800204e:	2301      	movs	r3, #1
 8002050:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002052:	2302      	movs	r3, #2
 8002054:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002056:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800205a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800205c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002060:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002062:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002066:	4618      	mov	r0, r3
 8002068:	f002 fe70 	bl	8004d4c <HAL_RCC_OscConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002072:	f000 f828 	bl	80020c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002076:	230f      	movs	r3, #15
 8002078:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800207a:	2302      	movs	r3, #2
 800207c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002082:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002086:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002088:	2300      	movs	r3, #0
 800208a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800208c:	f107 031c 	add.w	r3, r7, #28
 8002090:	2102      	movs	r1, #2
 8002092:	4618      	mov	r0, r3
 8002094:	f003 f8dc 	bl	8005250 <HAL_RCC_ClockConfig>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800209e:	f000 f812 	bl	80020c6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020a2:	2302      	movs	r3, #2
 80020a4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80020a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020aa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	4618      	mov	r0, r3
 80020b0:	f003 fa5c 	bl	800556c <HAL_RCCEx_PeriphCLKConfig>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80020ba:	f000 f804 	bl	80020c6 <Error_Handler>
  }
}
 80020be:	bf00      	nop
 80020c0:	3758      	adds	r7, #88	@ 0x58
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c6:	b480      	push	{r7}
 80020c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020ca:	b672      	cpsid	i
}
 80020cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020ce:	bf00      	nop
 80020d0:	e7fd      	b.n	80020ce <Error_Handler+0x8>
	...

080020d4 <Motor_stop>:
{
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
}
void Motor_stop(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, SET);
 80020d8:	2201      	movs	r2, #1
 80020da:	2108      	movs	r1, #8
 80020dc:	480a      	ldr	r0, [pc, #40]	@ (8002108 <Motor_stop+0x34>)
 80020de:	f002 f95e 	bl	800439e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, SET);
 80020e2:	2201      	movs	r2, #1
 80020e4:	2110      	movs	r1, #16
 80020e6:	4808      	ldr	r0, [pc, #32]	@ (8002108 <Motor_stop+0x34>)
 80020e8:	f002 f959 	bl	800439e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, RESET);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2120      	movs	r1, #32
 80020f0:	4805      	ldr	r0, [pc, #20]	@ (8002108 <Motor_stop+0x34>)
 80020f2:	f002 f954 	bl	800439e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, RESET);
 80020f6:	2200      	movs	r2, #0
 80020f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020fc:	4802      	ldr	r0, [pc, #8]	@ (8002108 <Motor_stop+0x34>)
 80020fe:	f002 f94e 	bl	800439e <HAL_GPIO_WritePin>

}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40011000 	.word	0x40011000

0800210c <Set_Speed>:
void Set_Speed(uint8_t side, int8_t duty) //side A0 B1
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	460a      	mov	r2, r1
 8002116:	71fb      	strb	r3, [r7, #7]
 8002118:	4613      	mov	r3, r2
 800211a:	71bb      	strb	r3, [r7, #6]

    if(side == 0)
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d130      	bne.n	8002184 <Set_Speed+0x78>
    {
        if(duty > 0)
 8002122:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002126:	2b00      	cmp	r3, #0
 8002128:	dd0f      	ble.n	800214a <Set_Speed+0x3e>
        {

            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 800212a:	4b31      	ldr	r3, [pc, #196]	@ (80021f0 <Set_Speed+0xe4>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002132:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, SET);
 8002134:	2201      	movs	r2, #1
 8002136:	2108      	movs	r1, #8
 8002138:	482e      	ldr	r0, [pc, #184]	@ (80021f4 <Set_Speed+0xe8>)
 800213a:	f002 f930 	bl	800439e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	2110      	movs	r1, #16
 8002142:	482c      	ldr	r0, [pc, #176]	@ (80021f4 <Set_Speed+0xe8>)
 8002144:	f002 f92b 	bl	800439e <HAL_GPIO_WritePin>
        else
        {
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
        }
    }
}
 8002148:	e04e      	b.n	80021e8 <Set_Speed+0xdc>
        else if(duty < 0)
 800214a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800214e:	2b00      	cmp	r3, #0
 8002150:	da13      	bge.n	800217a <Set_Speed+0x6e>
        	duty = -duty;
 8002152:	79bb      	ldrb	r3, [r7, #6]
 8002154:	425b      	negs	r3, r3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	71bb      	strb	r3, [r7, #6]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 800215a:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <Set_Speed+0xe4>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002162:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, RESET);
 8002164:	2200      	movs	r2, #0
 8002166:	2108      	movs	r1, #8
 8002168:	4822      	ldr	r0, [pc, #136]	@ (80021f4 <Set_Speed+0xe8>)
 800216a:	f002 f918 	bl	800439e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, SET);
 800216e:	2201      	movs	r2, #1
 8002170:	2110      	movs	r1, #16
 8002172:	4820      	ldr	r0, [pc, #128]	@ (80021f4 <Set_Speed+0xe8>)
 8002174:	f002 f913 	bl	800439e <HAL_GPIO_WritePin>
}
 8002178:	e036      	b.n	80021e8 <Set_Speed+0xdc>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800217a:	4b1d      	ldr	r3, [pc, #116]	@ (80021f0 <Set_Speed+0xe4>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2200      	movs	r2, #0
 8002180:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002182:	e031      	b.n	80021e8 <Set_Speed+0xdc>
        if(duty > 0)
 8002184:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002188:	2b00      	cmp	r3, #0
 800218a:	dd10      	ble.n	80021ae <Set_Speed+0xa2>
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty);
 800218c:	4b18      	ldr	r3, [pc, #96]	@ (80021f0 <Set_Speed+0xe4>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002194:	639a      	str	r2, [r3, #56]	@ 0x38
            HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, SET);
 8002196:	2201      	movs	r2, #1
 8002198:	2120      	movs	r1, #32
 800219a:	4816      	ldr	r0, [pc, #88]	@ (80021f4 <Set_Speed+0xe8>)
 800219c:	f002 f8ff 	bl	800439e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, RESET);
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021a6:	4813      	ldr	r0, [pc, #76]	@ (80021f4 <Set_Speed+0xe8>)
 80021a8:	f002 f8f9 	bl	800439e <HAL_GPIO_WritePin>
}
 80021ac:	e01c      	b.n	80021e8 <Set_Speed+0xdc>
        else if(duty < 0)
 80021ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	da14      	bge.n	80021e0 <Set_Speed+0xd4>
        	duty = -duty;
 80021b6:	79bb      	ldrb	r3, [r7, #6]
 80021b8:	425b      	negs	r3, r3
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	71bb      	strb	r3, [r7, #6]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty);
 80021be:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <Set_Speed+0xe4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80021c6:	639a      	str	r2, [r3, #56]	@ 0x38
            HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, RESET);
 80021c8:	2200      	movs	r2, #0
 80021ca:	2120      	movs	r1, #32
 80021cc:	4809      	ldr	r0, [pc, #36]	@ (80021f4 <Set_Speed+0xe8>)
 80021ce:	f002 f8e6 	bl	800439e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021d8:	4806      	ldr	r0, [pc, #24]	@ (80021f4 <Set_Speed+0xe8>)
 80021da:	f002 f8e0 	bl	800439e <HAL_GPIO_WritePin>
}
 80021de:	e003      	b.n	80021e8 <Set_Speed+0xdc>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80021e0:	4b03      	ldr	r3, [pc, #12]	@ (80021f0 <Set_Speed+0xe4>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2200      	movs	r2, #0
 80021e6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	200007f0 	.word	0x200007f0
 80021f4:	40011000 	.word	0x40011000

080021f8 <Motor_SetSpeed>:
void Motor_SetSpeed(int8_t Speed_L,int8_t Speed_R)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	460a      	mov	r2, r1
 8002202:	71fb      	strb	r3, [r7, #7]
 8002204:	4613      	mov	r3, r2
 8002206:	71bb      	strb	r3, [r7, #6]
    Set_Speed(0,Speed_L);
 8002208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220c:	4619      	mov	r1, r3
 800220e:	2000      	movs	r0, #0
 8002210:	f7ff ff7c 	bl	800210c <Set_Speed>
    Set_Speed(1,Speed_R);
 8002214:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002218:	4619      	mov	r1, r3
 800221a:	2001      	movs	r0, #1
 800221c:	f7ff ff76 	bl	800210c <Set_Speed>
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <L1>:
void L1(void)//1
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	Motor_SetSpeed(20,30);
 800222c:	211e      	movs	r1, #30
 800222e:	2014      	movs	r0, #20
 8002230:	f7ff ffe2 	bl	80021f8 <Motor_SetSpeed>
}
 8002234:	bf00      	nop
 8002236:	bd80      	pop	{r7, pc}

08002238 <L3>:
void L2(void)
{
	Motor_SetSpeed(15,35);
}
void L3(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
	Motor_SetSpeed(10,40);
 800223c:	2128      	movs	r1, #40	@ 0x28
 800223e:	200a      	movs	r0, #10
 8002240:	f7ff ffda 	bl	80021f8 <Motor_SetSpeed>
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}

08002248 <R1>:
void R1(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	Motor_SetSpeed(30,20);
 800224c:	2114      	movs	r1, #20
 800224e:	201e      	movs	r0, #30
 8002250:	f7ff ffd2 	bl	80021f8 <Motor_SetSpeed>
}
 8002254:	bf00      	nop
 8002256:	bd80      	pop	{r7, pc}

08002258 <R3>:
void R2(void)
{
	Motor_SetSpeed(35,15);
}
void R3(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	Motor_SetSpeed(40,10);
 800225c:	210a      	movs	r1, #10
 800225e:	2028      	movs	r0, #40	@ 0x28
 8002260:	f7ff ffca 	bl	80021f8 <Motor_SetSpeed>
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <track2>:
	{
		R2();
	}
}
void track2(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(X1_GPIO_Port, X1_Pin))
 800226c:	2101      	movs	r1, #1
 800226e:	4829      	ldr	r0, [pc, #164]	@ (8002314 <track2+0xac>)
 8002270:	f002 f87e 	bl	8004370 <HAL_GPIO_ReadPin>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <track2+0x16>
	{
		L3();
 800227a:	f7ff ffdd 	bl	8002238 <L3>
	}

	if(HAL_GPIO_ReadPin(X2_GPIO_Port, X2_Pin) && !HAL_GPIO_ReadPin(X3_GPIO_Port, X3_Pin))
 800227e:	2102      	movs	r1, #2
 8002280:	4824      	ldr	r0, [pc, #144]	@ (8002314 <track2+0xac>)
 8002282:	f002 f875 	bl	8004370 <HAL_GPIO_ReadPin>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d009      	beq.n	80022a0 <track2+0x38>
 800228c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002290:	4820      	ldr	r0, [pc, #128]	@ (8002314 <track2+0xac>)
 8002292:	f002 f86d 	bl	8004370 <HAL_GPIO_ReadPin>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <track2+0x38>
	{
		L1();
 800229c:	f7ff ffc4 	bl	8002228 <L1>
	}

	if(HAL_GPIO_ReadPin(X3_GPIO_Port, X3_Pin) && !HAL_GPIO_ReadPin(X1_GPIO_Port, X1_Pin) && !HAL_GPIO_ReadPin(X5_GPIO_Port, X5_Pin))
 80022a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022a4:	481b      	ldr	r0, [pc, #108]	@ (8002314 <track2+0xac>)
 80022a6:	f002 f863 	bl	8004370 <HAL_GPIO_ReadPin>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d012      	beq.n	80022d6 <track2+0x6e>
 80022b0:	2101      	movs	r1, #1
 80022b2:	4818      	ldr	r0, [pc, #96]	@ (8002314 <track2+0xac>)
 80022b4:	f002 f85c 	bl	8004370 <HAL_GPIO_ReadPin>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10b      	bne.n	80022d6 <track2+0x6e>
 80022be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022c2:	4814      	ldr	r0, [pc, #80]	@ (8002314 <track2+0xac>)
 80022c4:	f002 f854 	bl	8004370 <HAL_GPIO_ReadPin>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d103      	bne.n	80022d6 <track2+0x6e>
	{
		Motor_SetSpeed(25, 25);
 80022ce:	2119      	movs	r1, #25
 80022d0:	2019      	movs	r0, #25
 80022d2:	f7ff ff91 	bl	80021f8 <Motor_SetSpeed>
	}

	if(HAL_GPIO_ReadPin(X4_GPIO_Port, X4_Pin) && !HAL_GPIO_ReadPin(X3_GPIO_Port, X3_Pin))
 80022d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022da:	480e      	ldr	r0, [pc, #56]	@ (8002314 <track2+0xac>)
 80022dc:	f002 f848 	bl	8004370 <HAL_GPIO_ReadPin>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d009      	beq.n	80022fa <track2+0x92>
 80022e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022ea:	480a      	ldr	r0, [pc, #40]	@ (8002314 <track2+0xac>)
 80022ec:	f002 f840 	bl	8004370 <HAL_GPIO_ReadPin>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <track2+0x92>
	{
		R1();
 80022f6:	f7ff ffa7 	bl	8002248 <R1>
	}

	if(HAL_GPIO_ReadPin(X5_GPIO_Port, X5_Pin))
 80022fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022fe:	4805      	ldr	r0, [pc, #20]	@ (8002314 <track2+0xac>)
 8002300:	f002 f836 	bl	8004370 <HAL_GPIO_ReadPin>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <track2+0xa6>
	{
		R3();
 800230a:	f7ff ffa5 	bl	8002258 <R3>
	}

}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40010c00 	.word	0x40010c00

08002318 <OLED_Send>:
 * @param len 
 * @return None
 * @note  
 */
void OLED_Send(uint8_t *data, uint8_t len)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af02      	add	r7, sp, #8
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c2, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 8002324:	78fb      	ldrb	r3, [r7, #3]
 8002326:	b29b      	uxth	r3, r3
 8002328:	f04f 32ff 	mov.w	r2, #4294967295
 800232c:	9200      	str	r2, [sp, #0]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	2178      	movs	r1, #120	@ 0x78
 8002332:	4803      	ldr	r0, [pc, #12]	@ (8002340 <OLED_Send+0x28>)
 8002334:	f002 f9b2 	bl	800469c <HAL_I2C_Master_Transmit>
}
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000220 	.word	0x20000220

08002344 <OLED_SendCmd>:

/**
 * @brief OLED
 */
void OLED_SendCmd(uint8_t cmd)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <OLED_SendCmd+0x20>)
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 8002354:	2102      	movs	r1, #2
 8002356:	4803      	ldr	r0, [pc, #12]	@ (8002364 <OLED_SendCmd+0x20>)
 8002358:	f7ff ffde 	bl	8002318 <OLED_Send>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	2000071c 	.word	0x2000071c

08002368 <OLED_Init>:
/**
 * @brief OLED (SSD1306)
 * @note  
 */
void OLED_Init()
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /* display off*/
 800236c:	20ae      	movs	r0, #174	@ 0xae
 800236e:	f7ff ffe9 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x20);
 8002372:	2020      	movs	r0, #32
 8002374:	f7ff ffe6 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 8002378:	2010      	movs	r0, #16
 800237a:	f7ff ffe3 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xB0);
 800237e:	20b0      	movs	r0, #176	@ 0xb0
 8002380:	f7ff ffe0 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xC8);
 8002384:	20c8      	movs	r0, #200	@ 0xc8
 8002386:	f7ff ffdd 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff ffda 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 8002390:	2010      	movs	r0, #16
 8002392:	f7ff ffd7 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x40);
 8002396:	2040      	movs	r0, #64	@ 0x40
 8002398:	f7ff ffd4 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x81);
 800239c:	2081      	movs	r0, #129	@ 0x81
 800239e:	f7ff ffd1 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xDF);
 80023a2:	20df      	movs	r0, #223	@ 0xdf
 80023a4:	f7ff ffce 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0xA1);
 80023a8:	20a1      	movs	r0, #161	@ 0xa1
 80023aa:	f7ff ffcb 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xA6);
 80023ae:	20a6      	movs	r0, #166	@ 0xa6
 80023b0:	f7ff ffc8 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0xA8);
 80023b4:	20a8      	movs	r0, #168	@ 0xa8
 80023b6:	f7ff ffc5 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x3F);
 80023ba:	203f      	movs	r0, #63	@ 0x3f
 80023bc:	f7ff ffc2 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xA4);
 80023c0:	20a4      	movs	r0, #164	@ 0xa4
 80023c2:	f7ff ffbf 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xD3);
 80023c6:	20d3      	movs	r0, #211	@ 0xd3
 80023c8:	f7ff ffbc 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x00);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7ff ffb9 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xD5);
 80023d2:	20d5      	movs	r0, #213	@ 0xd5
 80023d4:	f7ff ffb6 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0xF0);
 80023d8:	20f0      	movs	r0, #240	@ 0xf0
 80023da:	f7ff ffb3 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xD9);
 80023de:	20d9      	movs	r0, #217	@ 0xd9
 80023e0:	f7ff ffb0 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x22);
 80023e4:	2022      	movs	r0, #34	@ 0x22
 80023e6:	f7ff ffad 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xDA);
 80023ea:	20da      	movs	r0, #218	@ 0xda
 80023ec:	f7ff ffaa 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x12);
 80023f0:	2012      	movs	r0, #18
 80023f2:	f7ff ffa7 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0xDB);
 80023f6:	20db      	movs	r0, #219	@ 0xdb
 80023f8:	f7ff ffa4 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x20);
 80023fc:	2020      	movs	r0, #32
 80023fe:	f7ff ffa1 	bl	8002344 <OLED_SendCmd>

  OLED_SendCmd(0x8D);
 8002402:	208d      	movs	r0, #141	@ 0x8d
 8002404:	f7ff ff9e 	bl	8002344 <OLED_SendCmd>
  OLED_SendCmd(0x14);
 8002408:	2014      	movs	r0, #20
 800240a:	f7ff ff9b 	bl	8002344 <OLED_SendCmd>

  OLED_NewFrame();
 800240e:	f000 f807 	bl	8002420 <OLED_NewFrame>
  OLED_ShowFrame();
 8002412:	f000 f811 	bl	8002438 <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /* display ON*/
 8002416:	20af      	movs	r0, #175	@ 0xaf
 8002418:	f7ff ff94 	bl	8002344 <OLED_SendCmd>
}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}

08002420 <OLED_NewFrame>:

/**
 * @brief  
 */
void OLED_NewFrame()
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8002424:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002428:	2100      	movs	r1, #0
 800242a:	4802      	ldr	r0, [pc, #8]	@ (8002434 <OLED_NewFrame+0x14>)
 800242c:	f006 fc21 	bl	8008c72 <memset>
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}
 8002434:	2000031c 	.word	0x2000031c

08002438 <OLED_ShowFrame>:
/**
 * @brief 
 * @note  
 */
void OLED_ShowFrame()
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 800243e:	4b15      	ldr	r3, [pc, #84]	@ (8002494 <OLED_ShowFrame+0x5c>)
 8002440:	2240      	movs	r2, #64	@ 0x40
 8002442:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8002444:	2300      	movs	r3, #0
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	e01b      	b.n	8002482 <OLED_ShowFrame+0x4a>
  {
    OLED_SendCmd(0xB0 + i); // 
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	3b50      	subs	r3, #80	@ 0x50
 800244e:	b2db      	uxtb	r3, r3
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff ff77 	bl	8002344 <OLED_SendCmd>
    OLED_SendCmd(0x00);     // 4
 8002456:	2000      	movs	r0, #0
 8002458:	f7ff ff74 	bl	8002344 <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 4
 800245c:	2010      	movs	r0, #16
 800245e:	f7ff ff71 	bl	8002344 <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 8002462:	480d      	ldr	r0, [pc, #52]	@ (8002498 <OLED_ShowFrame+0x60>)
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	01db      	lsls	r3, r3, #7
 8002468:	4a0c      	ldr	r2, [pc, #48]	@ (800249c <OLED_ShowFrame+0x64>)
 800246a:	4413      	add	r3, r2
 800246c:	2280      	movs	r2, #128	@ 0x80
 800246e:	4619      	mov	r1, r3
 8002470:	f006 fc8d 	bl	8008d8e <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 8002474:	2181      	movs	r1, #129	@ 0x81
 8002476:	4807      	ldr	r0, [pc, #28]	@ (8002494 <OLED_ShowFrame+0x5c>)
 8002478:	f7ff ff4e 	bl	8002318 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	3301      	adds	r3, #1
 8002480:	71fb      	strb	r3, [r7, #7]
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	2b07      	cmp	r3, #7
 8002486:	d9e0      	bls.n	800244a <OLED_ShowFrame+0x12>
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000720 	.word	0x20000720
 8002498:	20000721 	.word	0x20000721
 800249c:	2000031c 	.word	0x2000031c

080024a0 <OLED_SetByte_Fine>:
 * @note startenddata
 * @note startend0-7, startend
 * @note OLED_SetByte_Fine
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color)
{
 80024a0:	b490      	push	{r4, r7}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4604      	mov	r4, r0
 80024a8:	4608      	mov	r0, r1
 80024aa:	4611      	mov	r1, r2
 80024ac:	461a      	mov	r2, r3
 80024ae:	4623      	mov	r3, r4
 80024b0:	71fb      	strb	r3, [r7, #7]
 80024b2:	4603      	mov	r3, r0
 80024b4:	71bb      	strb	r3, [r7, #6]
 80024b6:	460b      	mov	r3, r1
 80024b8:	717b      	strb	r3, [r7, #5]
 80024ba:	4613      	mov	r3, r2
 80024bc:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN)
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	2b07      	cmp	r3, #7
 80024c2:	d85f      	bhi.n	8002584 <OLED_SetByte_Fine+0xe4>
 80024c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	db5b      	blt.n	8002584 <OLED_SetByte_Fine+0xe4>
    return;
  if (color)
 80024cc:	7d3b      	ldrb	r3, [r7, #20]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <OLED_SetByte_Fine+0x38>
    data = ~data;
 80024d2:	797b      	ldrb	r3, [r7, #5]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 80024d8:	7c3b      	ldrb	r3, [r7, #16]
 80024da:	3301      	adds	r3, #1
 80024dc:	22ff      	movs	r2, #255	@ 0xff
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	b25a      	sxtb	r2, r3
 80024e4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	b25a      	sxtb	r2, r3
 80024ec:	793b      	ldrb	r3, [r7, #4]
 80024ee:	f1c3 0308 	rsb	r3, r3, #8
 80024f2:	21ff      	movs	r1, #255	@ 0xff
 80024f4:	fa41 f303 	asr.w	r3, r1, r3
 80024f8:	b25b      	sxtb	r3, r3
 80024fa:	4313      	orrs	r3, r2
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	4b23      	ldr	r3, [pc, #140]	@ (8002590 <OLED_SetByte_Fine+0xf0>)
 8002502:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 8002504:	79fa      	ldrb	r2, [r7, #7]
 8002506:	79bb      	ldrb	r3, [r7, #6]
 8002508:	4922      	ldr	r1, [pc, #136]	@ (8002594 <OLED_SetByte_Fine+0xf4>)
 800250a:	01d2      	lsls	r2, r2, #7
 800250c:	440a      	add	r2, r1
 800250e:	4413      	add	r3, r2
 8002510:	7818      	ldrb	r0, [r3, #0]
 8002512:	4b1f      	ldr	r3, [pc, #124]	@ (8002590 <OLED_SetByte_Fine+0xf0>)
 8002514:	7819      	ldrb	r1, [r3, #0]
 8002516:	79fa      	ldrb	r2, [r7, #7]
 8002518:	79bb      	ldrb	r3, [r7, #6]
 800251a:	4001      	ands	r1, r0
 800251c:	b2c8      	uxtb	r0, r1
 800251e:	491d      	ldr	r1, [pc, #116]	@ (8002594 <OLED_SetByte_Fine+0xf4>)
 8002520:	01d2      	lsls	r2, r2, #7
 8002522:	440a      	add	r2, r1
 8002524:	4413      	add	r3, r2
 8002526:	4602      	mov	r2, r0
 8002528:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 800252a:	7c3b      	ldrb	r3, [r7, #16]
 800252c:	3301      	adds	r3, #1
 800252e:	22ff      	movs	r2, #255	@ 0xff
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	b25b      	sxtb	r3, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	b25a      	sxtb	r2, r3
 800253a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800253e:	4013      	ands	r3, r2
 8002540:	b25a      	sxtb	r2, r3
 8002542:	793b      	ldrb	r3, [r7, #4]
 8002544:	f1c3 0308 	rsb	r3, r3, #8
 8002548:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 800254c:	fa41 f303 	asr.w	r3, r1, r3
 8002550:	b25b      	sxtb	r3, r3
 8002552:	4013      	ands	r3, r2
 8002554:	b25b      	sxtb	r3, r3
 8002556:	b2da      	uxtb	r2, r3
 8002558:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <OLED_SetByte_Fine+0xf0>)
 800255a:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 800255c:	79fa      	ldrb	r2, [r7, #7]
 800255e:	79bb      	ldrb	r3, [r7, #6]
 8002560:	490c      	ldr	r1, [pc, #48]	@ (8002594 <OLED_SetByte_Fine+0xf4>)
 8002562:	01d2      	lsls	r2, r2, #7
 8002564:	440a      	add	r2, r1
 8002566:	4413      	add	r3, r2
 8002568:	7818      	ldrb	r0, [r3, #0]
 800256a:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <OLED_SetByte_Fine+0xf0>)
 800256c:	7819      	ldrb	r1, [r3, #0]
 800256e:	79fa      	ldrb	r2, [r7, #7]
 8002570:	79bb      	ldrb	r3, [r7, #6]
 8002572:	4301      	orrs	r1, r0
 8002574:	b2c8      	uxtb	r0, r1
 8002576:	4907      	ldr	r1, [pc, #28]	@ (8002594 <OLED_SetByte_Fine+0xf4>)
 8002578:	01d2      	lsls	r2, r2, #7
 800257a:	440a      	add	r2, r1
 800257c:	4413      	add	r3, r2
 800257e:	4602      	mov	r2, r0
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	e000      	b.n	8002586 <OLED_SetByte_Fine+0xe6>
    return;
 8002584:	bf00      	nop
  // OLED_SetPixel
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bc90      	pop	{r4, r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	200007a1 	.word	0x200007a1
 8002594:	2000031c 	.word	0x2000031c

08002598 <OLED_SetBits_Fine>:
 * @note (x,y)lendata
 * @note len1-8
 * @note OLED_SetByte_Fine, ()
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color)
{
 8002598:	b5b0      	push	{r4, r5, r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af02      	add	r7, sp, #8
 800259e:	4604      	mov	r4, r0
 80025a0:	4608      	mov	r0, r1
 80025a2:	4611      	mov	r1, r2
 80025a4:	461a      	mov	r2, r3
 80025a6:	4623      	mov	r3, r4
 80025a8:	71fb      	strb	r3, [r7, #7]
 80025aa:	4603      	mov	r3, r0
 80025ac:	71bb      	strb	r3, [r7, #6]
 80025ae:	460b      	mov	r3, r1
 80025b0:	717b      	strb	r3, [r7, #5]
 80025b2:	4613      	mov	r3, r2
 80025b4:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 80025b6:	79bb      	ldrb	r3, [r7, #6]
 80025b8:	08db      	lsrs	r3, r3, #3
 80025ba:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 80025bc:	79bb      	ldrb	r3, [r7, #6]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8)
 80025c4:	7bba      	ldrb	r2, [r7, #14]
 80025c6:	793b      	ldrb	r3, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	dd29      	ble.n	8002622 <OLED_SetBits_Fine+0x8a>
  {
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 80025ce:	797a      	ldrb	r2, [r7, #5]
 80025d0:	7bbb      	ldrb	r3, [r7, #14]
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	7bbc      	ldrb	r4, [r7, #14]
 80025da:	79f9      	ldrb	r1, [r7, #7]
 80025dc:	7bf8      	ldrb	r0, [r7, #15]
 80025de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025e2:	9301      	str	r3, [sp, #4]
 80025e4:	2307      	movs	r3, #7
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	4623      	mov	r3, r4
 80025ea:	f7ff ff59 	bl	80024a0 <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
 80025f0:	3301      	adds	r3, #1
 80025f2:	b2d8      	uxtb	r0, r3
 80025f4:	797a      	ldrb	r2, [r7, #5]
 80025f6:	7bbb      	ldrb	r3, [r7, #14]
 80025f8:	f1c3 0308 	rsb	r3, r3, #8
 80025fc:	fa42 f303 	asr.w	r3, r2, r3
 8002600:	b2dc      	uxtb	r4, r3
 8002602:	793a      	ldrb	r2, [r7, #4]
 8002604:	7bbb      	ldrb	r3, [r7, #14]
 8002606:	4413      	add	r3, r2
 8002608:	b2db      	uxtb	r3, r3
 800260a:	3b09      	subs	r3, #9
 800260c:	b2db      	uxtb	r3, r3
 800260e:	79f9      	ldrb	r1, [r7, #7]
 8002610:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002614:	9201      	str	r2, [sp, #4]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2300      	movs	r3, #0
 800261a:	4622      	mov	r2, r4
 800261c:	f7ff ff40 	bl	80024a0 <OLED_SetByte_Fine>
  }
  // OLED_SetPixel
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 8002620:	e015      	b.n	800264e <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 8002622:	797a      	ldrb	r2, [r7, #5]
 8002624:	7bbb      	ldrb	r3, [r7, #14]
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	b2dc      	uxtb	r4, r3
 800262c:	7bba      	ldrb	r2, [r7, #14]
 800262e:	793b      	ldrb	r3, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	b2db      	uxtb	r3, r3
 8002634:	3b01      	subs	r3, #1
 8002636:	b2db      	uxtb	r3, r3
 8002638:	7bbd      	ldrb	r5, [r7, #14]
 800263a:	79f9      	ldrb	r1, [r7, #7]
 800263c:	7bf8      	ldrb	r0, [r7, #15]
 800263e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002642:	9201      	str	r2, [sp, #4]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	462b      	mov	r3, r5
 8002648:	4622      	mov	r2, r4
 800264a:	f7ff ff29 	bl	80024a0 <OLED_SetByte_Fine>
}
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bdb0      	pop	{r4, r5, r7, pc}

08002656 <OLED_SetBits>:
 * @param color 
 * @note (x,y)8data
 * @note OLED_SetByte, ()
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color)
{
 8002656:	b590      	push	{r4, r7, lr}
 8002658:	b087      	sub	sp, #28
 800265a:	af02      	add	r7, sp, #8
 800265c:	4604      	mov	r4, r0
 800265e:	4608      	mov	r0, r1
 8002660:	4611      	mov	r1, r2
 8002662:	461a      	mov	r2, r3
 8002664:	4623      	mov	r3, r4
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	4603      	mov	r3, r0
 800266a:	71bb      	strb	r3, [r7, #6]
 800266c:	460b      	mov	r3, r1
 800266e:	717b      	strb	r3, [r7, #5]
 8002670:	4613      	mov	r3, r2
 8002672:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8002674:	79bb      	ldrb	r3, [r7, #6]
 8002676:	08db      	lsrs	r3, r3, #3
 8002678:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 800267a:	79bb      	ldrb	r3, [r7, #6]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 8002682:	797a      	ldrb	r2, [r7, #5]
 8002684:	7bbb      	ldrb	r3, [r7, #14]
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	b2da      	uxtb	r2, r3
 800268c:	7bbc      	ldrb	r4, [r7, #14]
 800268e:	79f9      	ldrb	r1, [r7, #7]
 8002690:	7bf8      	ldrb	r0, [r7, #15]
 8002692:	793b      	ldrb	r3, [r7, #4]
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	2307      	movs	r3, #7
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	4623      	mov	r3, r4
 800269c:	f7ff ff00 	bl	80024a0 <OLED_SetByte_Fine>
  if (bit)
 80026a0:	7bbb      	ldrb	r3, [r7, #14]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d014      	beq.n	80026d0 <OLED_SetBits+0x7a>
  {
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
 80026a8:	3301      	adds	r3, #1
 80026aa:	b2d8      	uxtb	r0, r3
 80026ac:	797a      	ldrb	r2, [r7, #5]
 80026ae:	7bbb      	ldrb	r3, [r7, #14]
 80026b0:	f1c3 0308 	rsb	r3, r3, #8
 80026b4:	fa42 f303 	asr.w	r3, r2, r3
 80026b8:	b2dc      	uxtb	r4, r3
 80026ba:	7bbb      	ldrb	r3, [r7, #14]
 80026bc:	3b01      	subs	r3, #1
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	79f9      	ldrb	r1, [r7, #7]
 80026c2:	793a      	ldrb	r2, [r7, #4]
 80026c4:	9201      	str	r2, [sp, #4]
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	2300      	movs	r3, #0
 80026ca:	4622      	mov	r2, r4
 80026cc:	f7ff fee8 	bl	80024a0 <OLED_SetByte_Fine>
  }
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd90      	pop	{r4, r7, pc}

080026d8 <OLED_SetBlock>:
 * @param color 
 * @note (x,y)w*hdata
 * @note data
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color)
{
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b087      	sub	sp, #28
 80026dc:	af02      	add	r7, sp, #8
 80026de:	603a      	str	r2, [r7, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	460b      	mov	r3, r1
 80026e8:	71bb      	strb	r3, [r7, #6]
 80026ea:	4613      	mov	r3, r2
 80026ec:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 
 80026ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80026f2:	08db      	lsrs	r3, r3, #3
 80026f4:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 
 80026f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++)
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]
 8002704:	e025      	b.n	8002752 <OLED_SetBlock+0x7a>
  {
    for (uint8_t j = 0; j < fullRow; j++)
 8002706:	2300      	movs	r3, #0
 8002708:	73bb      	strb	r3, [r7, #14]
 800270a:	e01b      	b.n	8002744 <OLED_SetBlock+0x6c>
    {
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 800270c:	79fa      	ldrb	r2, [r7, #7]
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	4413      	add	r3, r2
 8002712:	b2d8      	uxtb	r0, r3
 8002714:	7bbb      	ldrb	r3, [r7, #14]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	b2da      	uxtb	r2, r3
 800271a:	79bb      	ldrb	r3, [r7, #6]
 800271c:	4413      	add	r3, r2
 800271e:	b2dc      	uxtb	r4, r3
 8002720:	7bfa      	ldrb	r2, [r7, #15]
 8002722:	7bbb      	ldrb	r3, [r7, #14]
 8002724:	7979      	ldrb	r1, [r7, #5]
 8002726:	fb01 f303 	mul.w	r3, r1, r3
 800272a:	4413      	add	r3, r2
 800272c:	461a      	mov	r2, r3
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	4413      	add	r3, r2
 8002732:	781a      	ldrb	r2, [r3, #0]
 8002734:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002738:	4621      	mov	r1, r4
 800273a:	f7ff ff8c 	bl	8002656 <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++)
 800273e:	7bbb      	ldrb	r3, [r7, #14]
 8002740:	3301      	adds	r3, #1
 8002742:	73bb      	strb	r3, [r7, #14]
 8002744:	7bba      	ldrb	r2, [r7, #14]
 8002746:	7b3b      	ldrb	r3, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	d3df      	bcc.n	800270c <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++)
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	3301      	adds	r3, #1
 8002750:	73fb      	strb	r3, [r7, #15]
 8002752:	7bfa      	ldrb	r2, [r7, #15]
 8002754:	797b      	ldrb	r3, [r7, #5]
 8002756:	429a      	cmp	r2, r3
 8002758:	d3d5      	bcc.n	8002706 <OLED_SetBlock+0x2e>
    }
  }
  if (partBit)
 800275a:	7afb      	ldrb	r3, [r7, #11]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d028      	beq.n	80027b2 <OLED_SetBlock+0xda>
  {
    uint16_t fullNum = w * fullRow; // 
 8002760:	797b      	ldrb	r3, [r7, #5]
 8002762:	b29b      	uxth	r3, r3
 8002764:	7b3a      	ldrb	r2, [r7, #12]
 8002766:	b292      	uxth	r2, r2
 8002768:	fb02 f303 	mul.w	r3, r2, r3
 800276c:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++)
 800276e:	2300      	movs	r3, #0
 8002770:	737b      	strb	r3, [r7, #13]
 8002772:	e01a      	b.n	80027aa <OLED_SetBlock+0xd2>
    {
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 8002774:	79fa      	ldrb	r2, [r7, #7]
 8002776:	7b7b      	ldrb	r3, [r7, #13]
 8002778:	4413      	add	r3, r2
 800277a:	b2d8      	uxtb	r0, r3
 800277c:	7b3b      	ldrb	r3, [r7, #12]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	b2da      	uxtb	r2, r3
 8002782:	79bb      	ldrb	r3, [r7, #6]
 8002784:	4413      	add	r3, r2
 8002786:	b2d9      	uxtb	r1, r3
 8002788:	893a      	ldrh	r2, [r7, #8]
 800278a:	7b7b      	ldrb	r3, [r7, #13]
 800278c:	4413      	add	r3, r2
 800278e:	461a      	mov	r2, r3
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	4413      	add	r3, r2
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	7afc      	ldrb	r4, [r7, #11]
 8002798:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	4623      	mov	r3, r4
 80027a0:	f7ff fefa 	bl	8002598 <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++)
 80027a4:	7b7b      	ldrb	r3, [r7, #13]
 80027a6:	3301      	adds	r3, #1
 80027a8:	737b      	strb	r3, [r7, #13]
 80027aa:	7b7a      	ldrb	r2, [r7, #13]
 80027ac:	797b      	ldrb	r3, [r7, #5]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3e0      	bcc.n	8002774 <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // (
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 80027b2:	bf00      	nop
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd90      	pop	{r4, r7, pc}

080027ba <OLED_PrintASCIIChar>:
 * @param ch 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color)
{
 80027ba:	b5b0      	push	{r4, r5, r7, lr}
 80027bc:	b084      	sub	sp, #16
 80027be:	af02      	add	r7, sp, #8
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	4603      	mov	r3, r0
 80027c4:	71fb      	strb	r3, [r7, #7]
 80027c6:	460b      	mov	r3, r1
 80027c8:	71bb      	strb	r3, [r7, #6]
 80027ca:	4613      	mov	r3, r2
 80027cc:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	797b      	ldrb	r3, [r7, #5]
 80027d4:	f1a3 0120 	sub.w	r1, r3, #32
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	3307      	adds	r3, #7
 80027de:	2b00      	cmp	r3, #0
 80027e0:	da00      	bge.n	80027e4 <OLED_PrintASCIIChar+0x2a>
 80027e2:	3307      	adds	r3, #7
 80027e4:	10db      	asrs	r3, r3, #3
 80027e6:	4618      	mov	r0, r3
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	785b      	ldrb	r3, [r3, #1]
 80027ec:	fb00 f303 	mul.w	r3, r0, r3
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	18d4      	adds	r4, r2, r3
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	785d      	ldrb	r5, [r3, #1]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	79b9      	ldrb	r1, [r7, #6]
 8002800:	79f8      	ldrb	r0, [r7, #7]
 8002802:	7e3a      	ldrb	r2, [r7, #24]
 8002804:	9201      	str	r2, [sp, #4]
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	462b      	mov	r3, r5
 800280a:	4622      	mov	r2, r4
 800280c:	f7ff ff64 	bl	80026d8 <OLED_SetBlock>
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bdb0      	pop	{r4, r5, r7, pc}

08002818 <OLED_PrintASCIIString>:
 * @param str 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIString(uint8_t x, uint8_t y, char *str, const ASCIIFont *font, OLED_ColorMode color)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8
 800281e:	60ba      	str	r2, [r7, #8]
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	4603      	mov	r3, r0
 8002824:	73fb      	strb	r3, [r7, #15]
 8002826:	460b      	mov	r3, r1
 8002828:	73bb      	strb	r3, [r7, #14]
  uint8_t x0 = x;
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	75fb      	strb	r3, [r7, #23]
  while (*str)
 800282e:	e011      	b.n	8002854 <OLED_PrintASCIIString+0x3c>
  {
    OLED_PrintASCIIChar(x0, y, *str, font, color);
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	781a      	ldrb	r2, [r3, #0]
 8002834:	7bb9      	ldrb	r1, [r7, #14]
 8002836:	7df8      	ldrb	r0, [r7, #23]
 8002838:	f897 3020 	ldrb.w	r3, [r7, #32]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f7ff ffbb 	bl	80027ba <OLED_PrintASCIIChar>
    x0 += font->w;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	785a      	ldrb	r2, [r3, #1]
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	4413      	add	r3, r2
 800284c:	75fb      	strb	r3, [r7, #23]
    str++;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	3301      	adds	r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
  while (*str)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1e9      	bne.n	8002830 <OLED_PrintASCIIString+0x18>
  }
}
 800285c:	bf00      	nop
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800286e:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	6193      	str	r3, [r2, #24]
 800287a:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <HAL_MspInit+0x5c>)
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002886:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a0e      	ldr	r2, [pc, #56]	@ (80028c4 <HAL_MspInit+0x5c>)
 800288c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]
 8002892:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800289e:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <HAL_MspInit+0x60>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <HAL_MspInit+0x60>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ba:	bf00      	nop
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010000 	.word	0x40010000

080028cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028d0:	bf00      	nop
 80028d2:	e7fd      	b.n	80028d0 <NMI_Handler+0x4>

080028d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028d8:	bf00      	nop
 80028da:	e7fd      	b.n	80028d8 <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <MemManage_Handler+0x4>

080028e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e8:	bf00      	nop
 80028ea:	e7fd      	b.n	80028e8 <BusFault_Handler+0x4>

080028ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028f0:	bf00      	nop
 80028f2:	e7fd      	b.n	80028f0 <UsageFault_Handler+0x4>

080028f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800291c:	f000 fc0c 	bl	8003138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}

08002924 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	HAL_Delay(10);
 8002928:	200a      	movs	r0, #10
 800292a:	f000 fc21 	bl	8003170 <HAL_Delay>
	if(HAL_GPIO_ReadPin(Key_GPIO_Port, Key_Pin) == GPIO_PIN_RESET)
 800292e:	2104      	movs	r1, #4
 8002930:	4806      	ldr	r0, [pc, #24]	@ (800294c <EXTI2_IRQHandler+0x28>)
 8002932:	f001 fd1d 	bl	8004370 <HAL_GPIO_ReadPin>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <EXTI2_IRQHandler+0x1e>
		{key = 1;}
 800293c:	4b04      	ldr	r3, [pc, #16]	@ (8002950 <EXTI2_IRQHandler+0x2c>)
 800293e:	2201      	movs	r2, #1
 8002940:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Key_Pin);
 8002942:	2004      	movs	r0, #4
 8002944:	f001 fd44 	bl	80043d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002948:	bf00      	nop
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40011000 	.word	0x40011000
 8002950:	200007a2 	.word	0x200007a2

08002954 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002958:	4802      	ldr	r0, [pc, #8]	@ (8002964 <TIM1_CC_IRQHandler+0x10>)
 800295a:	f003 fbef 	bl	800613c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	200007a8 	.word	0x200007a8

08002968 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800296c:	4802      	ldr	r0, [pc, #8]	@ (8002978 <TIM4_IRQHandler+0x10>)
 800296e:	f003 fbe5 	bl	800613c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000838 	.word	0x20000838

0800297c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002980:	4802      	ldr	r0, [pc, #8]	@ (800298c <USART3_IRQHandler+0x10>)
 8002982:	f004 fcb1 	bl	80072e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000880 	.word	0x20000880

08002990 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return 1;
 8002994:	2301      	movs	r3, #1
}
 8002996:	4618      	mov	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <_kill>:

int _kill(int pid, int sig)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
 80029a6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029a8:	f006 f9b6 	bl	8008d18 <__errno>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2216      	movs	r2, #22
 80029b0:	601a      	str	r2, [r3, #0]
  return -1;
 80029b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <_exit>:

void _exit (int status)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029c6:	f04f 31ff 	mov.w	r1, #4294967295
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7ff ffe7 	bl	800299e <_kill>
  while (1) {}    /* Make sure we hang here */
 80029d0:	bf00      	nop
 80029d2:	e7fd      	b.n	80029d0 <_exit+0x12>

080029d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	e00a      	b.n	80029fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029e6:	f3af 8000 	nop.w
 80029ea:	4601      	mov	r1, r0
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	60ba      	str	r2, [r7, #8]
 80029f2:	b2ca      	uxtb	r2, r1
 80029f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	3301      	adds	r3, #1
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	dbf0      	blt.n	80029e6 <_read+0x12>
  }

  return len;
 8002a04:	687b      	ldr	r3, [r7, #4]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e009      	b.n	8002a34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	60ba      	str	r2, [r7, #8]
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	3301      	adds	r3, #1
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	dbf1      	blt.n	8002a20 <_write+0x12>
  }
  return len;
 8002a3c:	687b      	ldr	r3, [r7, #4]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <_close>:

int _close(int file)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a6c:	605a      	str	r2, [r3, #4]
  return 0;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr

08002a7a <_isatty>:

int _isatty(int file)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a82:	2301      	movs	r3, #1
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	60f8      	str	r0, [r7, #12]
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr
	...

08002aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ab0:	4a14      	ldr	r2, [pc, #80]	@ (8002b04 <_sbrk+0x5c>)
 8002ab2:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <_sbrk+0x60>)
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002abc:	4b13      	ldr	r3, [pc, #76]	@ (8002b0c <_sbrk+0x64>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d102      	bne.n	8002aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ac4:	4b11      	ldr	r3, [pc, #68]	@ (8002b0c <_sbrk+0x64>)
 8002ac6:	4a12      	ldr	r2, [pc, #72]	@ (8002b10 <_sbrk+0x68>)
 8002ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aca:	4b10      	ldr	r3, [pc, #64]	@ (8002b0c <_sbrk+0x64>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d207      	bcs.n	8002ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ad8:	f006 f91e 	bl	8008d18 <__errno>
 8002adc:	4603      	mov	r3, r0
 8002ade:	220c      	movs	r2, #12
 8002ae0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae6:	e009      	b.n	8002afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ae8:	4b08      	ldr	r3, [pc, #32]	@ (8002b0c <_sbrk+0x64>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002aee:	4b07      	ldr	r3, [pc, #28]	@ (8002b0c <_sbrk+0x64>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	4a05      	ldr	r2, [pc, #20]	@ (8002b0c <_sbrk+0x64>)
 8002af8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002afa:	68fb      	ldr	r3, [r7, #12]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3718      	adds	r7, #24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	2000c000 	.word	0x2000c000
 8002b08:	00000400 	.word	0x00000400
 8002b0c:	200007a4 	.word	0x200007a4
 8002b10:	20000a18 	.word	0x20000a18

08002b14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08a      	sub	sp, #40	@ 0x28
 8002b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b26:	f107 0318 	add.w	r3, r7, #24
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	605a      	str	r2, [r3, #4]
 8002b30:	609a      	str	r2, [r3, #8]
 8002b32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b34:	f107 0310 	add.w	r3, r7, #16
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002b3e:	463b      	mov	r3, r7
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b4a:	4b34      	ldr	r3, [pc, #208]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b4c:	4a34      	ldr	r2, [pc, #208]	@ (8002c20 <MX_TIM1_Init+0x100>)
 8002b4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002b50:	4b32      	ldr	r3, [pc, #200]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b52:	2247      	movs	r2, #71	@ 0x47
 8002b54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b56:	4b31      	ldr	r3, [pc, #196]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b64:	4b2d      	ldr	r3, [pc, #180]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b70:	4b2a      	ldr	r3, [pc, #168]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b76:	4829      	ldr	r0, [pc, #164]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b78:	f002 fe86 	bl	8005888 <HAL_TIM_Base_Init>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8002b82:	f7ff faa0 	bl	80020c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b8a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b8c:	f107 0318 	add.w	r3, r7, #24
 8002b90:	4619      	mov	r1, r3
 8002b92:	4822      	ldr	r0, [pc, #136]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002b94:	f003 fd20 	bl	80065d8 <HAL_TIM_ConfigClockSource>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002b9e:	f7ff fa92 	bl	80020c6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002ba2:	481e      	ldr	r0, [pc, #120]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002ba4:	f003 f88a 	bl	8005cbc <HAL_TIM_IC_Init>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002bae:	f7ff fa8a 	bl	80020c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bba:	f107 0310 	add.w	r3, r7, #16
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4816      	ldr	r0, [pc, #88]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002bc2:	f004 fa37 	bl	8007034 <HAL_TIMEx_MasterConfigSynchronization>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002bcc:	f7ff fa7b 	bl	80020c6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002be0:	463b      	mov	r3, r7
 8002be2:	2208      	movs	r2, #8
 8002be4:	4619      	mov	r1, r3
 8002be6:	480d      	ldr	r0, [pc, #52]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002be8:	f003 fb98 	bl	800631c <HAL_TIM_IC_ConfigChannel>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002bf2:	f7ff fa68 	bl	80020c6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002bfe:	463b      	mov	r3, r7
 8002c00:	220c      	movs	r2, #12
 8002c02:	4619      	mov	r1, r3
 8002c04:	4805      	ldr	r0, [pc, #20]	@ (8002c1c <MX_TIM1_Init+0xfc>)
 8002c06:	f003 fb89 	bl	800631c <HAL_TIM_IC_ConfigChannel>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002c10:	f7ff fa59 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002c14:	bf00      	nop
 8002c16:	3728      	adds	r7, #40	@ 0x28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	200007a8 	.word	0x200007a8
 8002c20:	40012c00 	.word	0x40012c00

08002c24 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08e      	sub	sp, #56	@ 0x38
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c38:	f107 0320 	add.w	r3, r7, #32
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c42:	1d3b      	adds	r3, r7, #4
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	611a      	str	r2, [r3, #16]
 8002c50:	615a      	str	r2, [r3, #20]
 8002c52:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c54:	4b31      	ldr	r3, [pc, #196]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c56:	4a32      	ldr	r2, [pc, #200]	@ (8002d20 <MX_TIM3_Init+0xfc>)
 8002c58:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002c5a:	4b30      	ldr	r3, [pc, #192]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c5c:	2247      	movs	r2, #71	@ 0x47
 8002c5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c60:	4b2e      	ldr	r3, [pc, #184]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002c66:	4b2d      	ldr	r3, [pc, #180]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c68:	2263      	movs	r2, #99	@ 0x63
 8002c6a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c72:	4b2a      	ldr	r3, [pc, #168]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c78:	4828      	ldr	r0, [pc, #160]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c7a:	f002 fe05 	bl	8005888 <HAL_TIM_Base_Init>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002c84:	f7ff fa1f 	bl	80020c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c92:	4619      	mov	r1, r3
 8002c94:	4821      	ldr	r0, [pc, #132]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002c96:	f003 fc9f 	bl	80065d8 <HAL_TIM_ConfigClockSource>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002ca0:	f7ff fa11 	bl	80020c6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002ca4:	481d      	ldr	r0, [pc, #116]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002ca6:	f002 fef7 	bl	8005a98 <HAL_TIM_PWM_Init>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002cb0:	f7ff fa09 	bl	80020c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002cbc:	f107 0320 	add.w	r3, r7, #32
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4816      	ldr	r0, [pc, #88]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002cc4:	f004 f9b6 	bl	8007034 <HAL_TIMEx_MasterConfigSynchronization>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002cce:	f7ff f9fa 	bl	80020c6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cd2:	2360      	movs	r3, #96	@ 0x60
 8002cd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	480c      	ldr	r0, [pc, #48]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002cea:	f003 fbb3 	bl	8006454 <HAL_TIM_PWM_ConfigChannel>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002cf4:	f7ff f9e7 	bl	80020c6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cf8:	1d3b      	adds	r3, r7, #4
 8002cfa:	2204      	movs	r2, #4
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4807      	ldr	r0, [pc, #28]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002d00:	f003 fba8 	bl	8006454 <HAL_TIM_PWM_ConfigChannel>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8002d0a:	f7ff f9dc 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002d0e:	4803      	ldr	r0, [pc, #12]	@ (8002d1c <MX_TIM3_Init+0xf8>)
 8002d10:	f000 f8ce 	bl	8002eb0 <HAL_TIM_MspPostInit>

}
 8002d14:	bf00      	nop
 8002d16:	3738      	adds	r7, #56	@ 0x38
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	200007f0 	.word	0x200007f0
 8002d20:	40000400 	.word	0x40000400

08002d24 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d2a:	f107 0308 	add.w	r3, r7, #8
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d38:	463b      	mov	r3, r7
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d40:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d42:	4a1e      	ldr	r2, [pc, #120]	@ (8002dbc <MX_TIM4_Init+0x98>)
 8002d44:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 8002d46:	4b1c      	ldr	r3, [pc, #112]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d48:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002d4c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002d54:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002d5a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d68:	4813      	ldr	r0, [pc, #76]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d6a:	f002 fd8d 	bl	8005888 <HAL_TIM_Base_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002d74:	f7ff f9a7 	bl	80020c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002d7e:	f107 0308 	add.w	r3, r7, #8
 8002d82:	4619      	mov	r1, r3
 8002d84:	480c      	ldr	r0, [pc, #48]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002d86:	f003 fc27 	bl	80065d8 <HAL_TIM_ConfigClockSource>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002d90:	f7ff f999 	bl	80020c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d94:	2300      	movs	r3, #0
 8002d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d9c:	463b      	mov	r3, r7
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <MX_TIM4_Init+0x94>)
 8002da2:	f004 f947 	bl	8007034 <HAL_TIMEx_MasterConfigSynchronization>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002dac:	f7ff f98b 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002db0:	bf00      	nop
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20000838 	.word	0x20000838
 8002dbc:	40000800 	.word	0x40000800

08002dc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08a      	sub	sp, #40	@ 0x28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 0318 	add.w	r3, r7, #24
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a30      	ldr	r2, [pc, #192]	@ (8002e9c <HAL_TIM_Base_MspInit+0xdc>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d12d      	bne.n	8002e3c <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002de0:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	4a2e      	ldr	r2, [pc, #184]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002de6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dea:	6193      	str	r3, [r2, #24]
 8002dec:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df8:	4b29      	ldr	r3, [pc, #164]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	4a28      	ldr	r2, [pc, #160]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002dfe:	f043 0304 	orr.w	r3, r3, #4
 8002e02:	6193      	str	r3, [r2, #24]
 8002e04:	4b26      	ldr	r3, [pc, #152]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	613b      	str	r3, [r7, #16]
 8002e0e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8002e10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e16:	2300      	movs	r3, #0
 8002e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8002e1e:	f107 0318 	add.w	r3, r7, #24
 8002e22:	4619      	mov	r1, r3
 8002e24:	481f      	ldr	r0, [pc, #124]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xe4>)
 8002e26:	f001 f90f 	bl	8004048 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2102      	movs	r1, #2
 8002e2e:	201b      	movs	r0, #27
 8002e30:	f000 ff91 	bl	8003d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002e34:	201b      	movs	r0, #27
 8002e36:	f000 ffaa 	bl	8003d8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002e3a:	e02a      	b.n	8002e92 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM3)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a19      	ldr	r2, [pc, #100]	@ (8002ea8 <HAL_TIM_Base_MspInit+0xe8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d10c      	bne.n	8002e60 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e46:	4b16      	ldr	r3, [pc, #88]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	4a15      	ldr	r2, [pc, #84]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e4c:	f043 0302 	orr.w	r3, r3, #2
 8002e50:	61d3      	str	r3, [r2, #28]
 8002e52:	4b13      	ldr	r3, [pc, #76]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
}
 8002e5e:	e018      	b.n	8002e92 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a11      	ldr	r2, [pc, #68]	@ (8002eac <HAL_TIM_Base_MspInit+0xec>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d113      	bne.n	8002e92 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e70:	f043 0304 	orr.w	r3, r3, #4
 8002e74:	61d3      	str	r3, [r2, #28]
 8002e76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <HAL_TIM_Base_MspInit+0xe0>)
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8002e82:	2200      	movs	r2, #0
 8002e84:	2104      	movs	r1, #4
 8002e86:	201e      	movs	r0, #30
 8002e88:	f000 ff65 	bl	8003d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e8c:	201e      	movs	r0, #30
 8002e8e:	f000 ff7e 	bl	8003d8e <HAL_NVIC_EnableIRQ>
}
 8002e92:	bf00      	nop
 8002e94:	3728      	adds	r7, #40	@ 0x28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40012c00 	.word	0x40012c00
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	40010800 	.word	0x40010800
 8002ea8:	40000400 	.word	0x40000400
 8002eac:	40000800 	.word	0x40000800

08002eb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 030c 	add.w	r3, r7, #12
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a18      	ldr	r2, [pc, #96]	@ (8002f2c <HAL_TIM_MspPostInit+0x7c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d129      	bne.n	8002f24 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ed0:	4b17      	ldr	r3, [pc, #92]	@ (8002f30 <HAL_TIM_MspPostInit+0x80>)
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	4a16      	ldr	r2, [pc, #88]	@ (8002f30 <HAL_TIM_MspPostInit+0x80>)
 8002ed6:	f043 0310 	orr.w	r3, r3, #16
 8002eda:	6193      	str	r3, [r2, #24]
 8002edc:	4b14      	ldr	r3, [pc, #80]	@ (8002f30 <HAL_TIM_MspPostInit+0x80>)
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	f003 0310 	and.w	r3, r3, #16
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8002ee8:	23c0      	movs	r3, #192	@ 0xc0
 8002eea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eec:	2302      	movs	r3, #2
 8002eee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ef4:	f107 030c 	add.w	r3, r7, #12
 8002ef8:	4619      	mov	r1, r3
 8002efa:	480e      	ldr	r0, [pc, #56]	@ (8002f34 <HAL_TIM_MspPostInit+0x84>)
 8002efc:	f001 f8a4 	bl	8004048 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8002f00:	4b0d      	ldr	r3, [pc, #52]	@ (8002f38 <HAL_TIM_MspPostInit+0x88>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8002f1c:	61fb      	str	r3, [r7, #28]
 8002f1e:	4a06      	ldr	r2, [pc, #24]	@ (8002f38 <HAL_TIM_MspPostInit+0x88>)
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f24:	bf00      	nop
 8002f26:	3720      	adds	r7, #32
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	40021000 	.word	0x40021000
 8002f34:	40011000 	.word	0x40011000
 8002f38:	40010000 	.word	0x40010000

08002f3c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f40:	4b11      	ldr	r3, [pc, #68]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f42:	4a12      	ldr	r2, [pc, #72]	@ (8002f8c <MX_USART3_UART_Init+0x50>)
 8002f44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002f46:	4b10      	ldr	r3, [pc, #64]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f60:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f62:	220c      	movs	r2, #12
 8002f64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f66:	4b08      	ldr	r3, [pc, #32]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f6c:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f72:	4805      	ldr	r0, [pc, #20]	@ (8002f88 <MX_USART3_UART_Init+0x4c>)
 8002f74:	f004 f8dc 	bl	8007130 <HAL_UART_Init>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f7e:	f7ff f8a2 	bl	80020c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000880 	.word	0x20000880
 8002f8c:	40004800 	.word	0x40004800

08002f90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	@ 0x28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a29      	ldr	r2, [pc, #164]	@ (8003050 <HAL_UART_MspInit+0xc0>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d14b      	bne.n	8003048 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002fb0:	4b28      	ldr	r3, [pc, #160]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	4a27      	ldr	r2, [pc, #156]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fb6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fba:	61d3      	str	r3, [r2, #28]
 8002fbc:	4b25      	ldr	r3, [pc, #148]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc8:	4b22      	ldr	r3, [pc, #136]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	4a21      	ldr	r2, [pc, #132]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fce:	f043 0310 	orr.w	r3, r3, #16
 8002fd2:	6193      	str	r3, [r2, #24]
 8002fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8003054 <HAL_UART_MspInit+0xc4>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002fe0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fea:	2303      	movs	r3, #3
 8002fec:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fee:	f107 0314 	add.w	r3, r7, #20
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4818      	ldr	r0, [pc, #96]	@ (8003058 <HAL_UART_MspInit+0xc8>)
 8002ff6:	f001 f827 	bl	8004048 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ffa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003000:	2300      	movs	r3, #0
 8003002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	4619      	mov	r1, r3
 800300e:	4812      	ldr	r0, [pc, #72]	@ (8003058 <HAL_UART_MspInit+0xc8>)
 8003010:	f001 f81a 	bl	8004048 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003014:	4b11      	ldr	r3, [pc, #68]	@ (800305c <HAL_UART_MspInit+0xcc>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003028:	627b      	str	r3, [r7, #36]	@ 0x24
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	f043 0310 	orr.w	r3, r3, #16
 8003030:	627b      	str	r3, [r7, #36]	@ 0x24
 8003032:	4a0a      	ldr	r2, [pc, #40]	@ (800305c <HAL_UART_MspInit+0xcc>)
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	6053      	str	r3, [r2, #4]

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8003038:	2200      	movs	r2, #0
 800303a:	2103      	movs	r1, #3
 800303c:	2027      	movs	r0, #39	@ 0x27
 800303e:	f000 fe8a 	bl	8003d56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003042:	2027      	movs	r0, #39	@ 0x27
 8003044:	f000 fea3 	bl	8003d8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003048:	bf00      	nop
 800304a:	3728      	adds	r7, #40	@ 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40004800 	.word	0x40004800
 8003054:	40021000 	.word	0x40021000
 8003058:	40011000 	.word	0x40011000
 800305c:	40010000 	.word	0x40010000

08003060 <Reset_Handler>:
 8003060:	f7ff fd58 	bl	8002b14 <SystemInit>
 8003064:	480b      	ldr	r0, [pc, #44]	@ (8003094 <LoopFillZerobss+0xe>)
 8003066:	490c      	ldr	r1, [pc, #48]	@ (8003098 <LoopFillZerobss+0x12>)
 8003068:	4a0c      	ldr	r2, [pc, #48]	@ (800309c <LoopFillZerobss+0x16>)
 800306a:	2300      	movs	r3, #0
 800306c:	e002      	b.n	8003074 <LoopCopyDataInit>

0800306e <CopyDataInit>:
 800306e:	58d4      	ldr	r4, [r2, r3]
 8003070:	50c4      	str	r4, [r0, r3]
 8003072:	3304      	adds	r3, #4

08003074 <LoopCopyDataInit>:
 8003074:	18c4      	adds	r4, r0, r3
 8003076:	428c      	cmp	r4, r1
 8003078:	d3f9      	bcc.n	800306e <CopyDataInit>
 800307a:	4a09      	ldr	r2, [pc, #36]	@ (80030a0 <LoopFillZerobss+0x1a>)
 800307c:	4c09      	ldr	r4, [pc, #36]	@ (80030a4 <LoopFillZerobss+0x1e>)
 800307e:	2300      	movs	r3, #0
 8003080:	e001      	b.n	8003086 <LoopFillZerobss>

08003082 <FillZerobss>:
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	3204      	adds	r2, #4

08003086 <LoopFillZerobss>:
 8003086:	42a2      	cmp	r2, r4
 8003088:	d3fb      	bcc.n	8003082 <FillZerobss>
 800308a:	f005 fe4b 	bl	8008d24 <__libc_init_array>
 800308e:	f7fe fdcb 	bl	8001c28 <main>
 8003092:	4770      	bx	lr
 8003094:	20000000 	.word	0x20000000
 8003098:	200001d4 	.word	0x200001d4
 800309c:	0800cb14 	.word	0x0800cb14
 80030a0:	200001d4 	.word	0x200001d4
 80030a4:	20000a18 	.word	0x20000a18

080030a8 <ADC1_2_IRQHandler>:
 80030a8:	e7fe      	b.n	80030a8 <ADC1_2_IRQHandler>
	...

080030ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030b0:	4b08      	ldr	r3, [pc, #32]	@ (80030d4 <HAL_Init+0x28>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a07      	ldr	r2, [pc, #28]	@ (80030d4 <HAL_Init+0x28>)
 80030b6:	f043 0310 	orr.w	r3, r3, #16
 80030ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030bc:	2003      	movs	r0, #3
 80030be:	f000 fe3f 	bl	8003d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030c2:	2000      	movs	r0, #0
 80030c4:	f000 f808 	bl	80030d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030c8:	f7ff fbce 	bl	8002868 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40022000 	.word	0x40022000

080030d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030e0:	4b12      	ldr	r3, [pc, #72]	@ (800312c <HAL_InitTick+0x54>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <HAL_InitTick+0x58>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	4619      	mov	r1, r3
 80030ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80030f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fe57 	bl	8003daa <HAL_SYSTICK_Config>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e00e      	b.n	8003124 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2b0f      	cmp	r3, #15
 800310a:	d80a      	bhi.n	8003122 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800310c:	2200      	movs	r2, #0
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	f04f 30ff 	mov.w	r0, #4294967295
 8003114:	f000 fe1f 	bl	8003d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003118:	4a06      	ldr	r2, [pc, #24]	@ (8003134 <HAL_InitTick+0x5c>)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	e000      	b.n	8003124 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
}
 8003124:	4618      	mov	r0, r3
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000000 	.word	0x20000000
 8003130:	20000008 	.word	0x20000008
 8003134:	20000004 	.word	0x20000004

08003138 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800313c:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <HAL_IncTick+0x1c>)
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	4b05      	ldr	r3, [pc, #20]	@ (8003158 <HAL_IncTick+0x20>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4413      	add	r3, r2
 8003148:	4a03      	ldr	r2, [pc, #12]	@ (8003158 <HAL_IncTick+0x20>)
 800314a:	6013      	str	r3, [r2, #0]
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr
 8003154:	20000008 	.word	0x20000008
 8003158:	200008c8 	.word	0x200008c8

0800315c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  return uwTick;
 8003160:	4b02      	ldr	r3, [pc, #8]	@ (800316c <HAL_GetTick+0x10>)
 8003162:	681b      	ldr	r3, [r3, #0]
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr
 800316c:	200008c8 	.word	0x200008c8

08003170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff fff0 	bl	800315c <HAL_GetTick>
 800317c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d005      	beq.n	8003196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <HAL_Delay+0x44>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003196:	bf00      	nop
 8003198:	f7ff ffe0 	bl	800315c <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d8f7      	bhi.n	8003198 <HAL_Delay+0x28>
  {
  }
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000008 	.word	0x20000008

080031b8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031c0:	2300      	movs	r3, #0
 80031c2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0ce      	b.n	8003378 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d109      	bne.n	80031fc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fd fe82 	bl	8000f00 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 fbe3 	bl	80039c8 <ADC_ConversionStop_Disable>
 8003202:	4603      	mov	r3, r0
 8003204:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320a:	f003 0310 	and.w	r3, r3, #16
 800320e:	2b00      	cmp	r3, #0
 8003210:	f040 80a9 	bne.w	8003366 <HAL_ADC_Init+0x1ae>
 8003214:	7dfb      	ldrb	r3, [r7, #23]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f040 80a5 	bne.w	8003366 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003220:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003224:	f023 0302 	bic.w	r3, r3, #2
 8003228:	f043 0202 	orr.w	r2, r3, #2
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4951      	ldr	r1, [pc, #324]	@ (8003380 <HAL_ADC_Init+0x1c8>)
 800323a:	428b      	cmp	r3, r1
 800323c:	d10a      	bne.n	8003254 <HAL_ADC_Init+0x9c>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003246:	d002      	beq.n	800324e <HAL_ADC_Init+0x96>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	e004      	b.n	8003258 <HAL_ADC_Init+0xa0>
 800324e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003252:	e001      	b.n	8003258 <HAL_ADC_Init+0xa0>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003258:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	7b1b      	ldrb	r3, [r3, #12]
 800325e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003260:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	4313      	orrs	r3, r2
 8003266:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003270:	d003      	beq.n	800327a <HAL_ADC_Init+0xc2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d102      	bne.n	8003280 <HAL_ADC_Init+0xc8>
 800327a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800327e:	e000      	b.n	8003282 <HAL_ADC_Init+0xca>
 8003280:	2300      	movs	r3, #0
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	7d1b      	ldrb	r3, [r3, #20]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d119      	bne.n	80032c4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7b1b      	ldrb	r3, [r3, #12]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d109      	bne.n	80032ac <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	3b01      	subs	r3, #1
 800329e:	035a      	lsls	r2, r3, #13
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	e00b      	b.n	80032c4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b0:	f043 0220 	orr.w	r2, r3, #32
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032bc:	f043 0201 	orr.w	r2, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	4b29      	ldr	r3, [pc, #164]	@ (8003384 <HAL_ADC_Init+0x1cc>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6812      	ldr	r2, [r2, #0]
 80032e6:	68b9      	ldr	r1, [r7, #8]
 80032e8:	430b      	orrs	r3, r1
 80032ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032f4:	d003      	beq.n	80032fe <HAL_ADC_Init+0x146>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d104      	bne.n	8003308 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	3b01      	subs	r3, #1
 8003304:	051b      	lsls	r3, r3, #20
 8003306:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	430a      	orrs	r2, r1
 800331a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	4b19      	ldr	r3, [pc, #100]	@ (8003388 <HAL_ADC_Init+0x1d0>)
 8003324:	4013      	ands	r3, r2
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	429a      	cmp	r2, r3
 800332a:	d10b      	bne.n	8003344 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003336:	f023 0303 	bic.w	r3, r3, #3
 800333a:	f043 0201 	orr.w	r2, r3, #1
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003342:	e018      	b.n	8003376 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003348:	f023 0312 	bic.w	r3, r3, #18
 800334c:	f043 0210 	orr.w	r2, r3, #16
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003358:	f043 0201 	orr.w	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003364:	e007      	b.n	8003376 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	f043 0210 	orr.w	r2, r3, #16
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003376:	7dfb      	ldrb	r3, [r7, #23]
}
 8003378:	4618      	mov	r0, r3
 800337a:	3718      	adds	r7, #24
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40013c00 	.word	0x40013c00
 8003384:	ffe1f7fd 	.word	0xffe1f7fd
 8003388:	ff1f0efe 	.word	0xff1f0efe

0800338c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_ADC_Start+0x1a>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e098      	b.n	80034d8 <HAL_ADC_Start+0x14c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fab0 	bl	8003914 <ADC_Enable>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f040 8087 	bne.w	80034ce <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a41      	ldr	r2, [pc, #260]	@ (80034e0 <HAL_ADC_Start+0x154>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d105      	bne.n	80033ea <HAL_ADC_Start+0x5e>
 80033de:	4b41      	ldr	r3, [pc, #260]	@ (80034e4 <HAL_ADC_Start+0x158>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d115      	bne.n	8003416 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003400:	2b00      	cmp	r3, #0
 8003402:	d026      	beq.n	8003452 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003408:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800340c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003414:	e01d      	b.n	8003452 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2f      	ldr	r2, [pc, #188]	@ (80034e4 <HAL_ADC_Start+0x158>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d004      	beq.n	8003436 <HAL_ADC_Start+0xaa>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a2b      	ldr	r2, [pc, #172]	@ (80034e0 <HAL_ADC_Start+0x154>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d10d      	bne.n	8003452 <HAL_ADC_Start+0xc6>
 8003436:	4b2b      	ldr	r3, [pc, #172]	@ (80034e4 <HAL_ADC_Start+0x158>)
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343e:	2b00      	cmp	r3, #0
 8003440:	d007      	beq.n	8003452 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800344a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003456:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d006      	beq.n	800346c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003462:	f023 0206 	bic.w	r2, r3, #6
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	62da      	str	r2, [r3, #44]	@ 0x2c
 800346a:	e002      	b.n	8003472 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f06f 0202 	mvn.w	r2, #2
 8003482:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800348e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003492:	d113      	bne.n	80034bc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003498:	4a11      	ldr	r2, [pc, #68]	@ (80034e0 <HAL_ADC_Start+0x154>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d105      	bne.n	80034aa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800349e:	4b11      	ldr	r3, [pc, #68]	@ (80034e4 <HAL_ADC_Start+0x158>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d108      	bne.n	80034bc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80034b8:	609a      	str	r2, [r3, #8]
 80034ba:	e00c      	b.n	80034d6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80034ca:	609a      	str	r2, [r3, #8]
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80034d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	40012800 	.word	0x40012800
 80034e4:	40012400 	.word	0x40012400

080034e8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80034e8:	b590      	push	{r4, r7, lr}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80034fe:	f7ff fe2d 	bl	800315c <HAL_GetTick>
 8003502:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00b      	beq.n	800352a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003516:	f043 0220 	orr.w	r2, r3, #32
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0d3      	b.n	80036d2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003534:	2b00      	cmp	r3, #0
 8003536:	d131      	bne.n	800359c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003542:	2b00      	cmp	r3, #0
 8003544:	d12a      	bne.n	800359c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003546:	e021      	b.n	800358c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354e:	d01d      	beq.n	800358c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d007      	beq.n	8003566 <HAL_ADC_PollForConversion+0x7e>
 8003556:	f7ff fe01 	bl	800315c <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d212      	bcs.n	800358c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	f043 0204 	orr.w	r2, r3, #4
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e0a2      	b.n	80036d2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0d6      	beq.n	8003548 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800359a:	e070      	b.n	800367e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800359c:	4b4f      	ldr	r3, [pc, #316]	@ (80036dc <HAL_ADC_PollForConversion+0x1f4>)
 800359e:	681c      	ldr	r4, [r3, #0]
 80035a0:	2002      	movs	r0, #2
 80035a2:	f002 f899 	bl	80056d8 <HAL_RCCEx_GetPeriphCLKFreq>
 80035a6:	4603      	mov	r3, r0
 80035a8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6919      	ldr	r1, [r3, #16]
 80035b2:	4b4b      	ldr	r3, [pc, #300]	@ (80036e0 <HAL_ADC_PollForConversion+0x1f8>)
 80035b4:	400b      	ands	r3, r1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d118      	bne.n	80035ec <HAL_ADC_PollForConversion+0x104>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68d9      	ldr	r1, [r3, #12]
 80035c0:	4b48      	ldr	r3, [pc, #288]	@ (80036e4 <HAL_ADC_PollForConversion+0x1fc>)
 80035c2:	400b      	ands	r3, r1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d111      	bne.n	80035ec <HAL_ADC_PollForConversion+0x104>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6919      	ldr	r1, [r3, #16]
 80035ce:	4b46      	ldr	r3, [pc, #280]	@ (80036e8 <HAL_ADC_PollForConversion+0x200>)
 80035d0:	400b      	ands	r3, r1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d108      	bne.n	80035e8 <HAL_ADC_PollForConversion+0x100>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68d9      	ldr	r1, [r3, #12]
 80035dc:	4b43      	ldr	r3, [pc, #268]	@ (80036ec <HAL_ADC_PollForConversion+0x204>)
 80035de:	400b      	ands	r3, r1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_ADC_PollForConversion+0x100>
 80035e4:	2314      	movs	r3, #20
 80035e6:	e020      	b.n	800362a <HAL_ADC_PollForConversion+0x142>
 80035e8:	2329      	movs	r3, #41	@ 0x29
 80035ea:	e01e      	b.n	800362a <HAL_ADC_PollForConversion+0x142>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6919      	ldr	r1, [r3, #16]
 80035f2:	4b3d      	ldr	r3, [pc, #244]	@ (80036e8 <HAL_ADC_PollForConversion+0x200>)
 80035f4:	400b      	ands	r3, r1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_ADC_PollForConversion+0x120>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68d9      	ldr	r1, [r3, #12]
 8003600:	4b3a      	ldr	r3, [pc, #232]	@ (80036ec <HAL_ADC_PollForConversion+0x204>)
 8003602:	400b      	ands	r3, r1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00d      	beq.n	8003624 <HAL_ADC_PollForConversion+0x13c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6919      	ldr	r1, [r3, #16]
 800360e:	4b38      	ldr	r3, [pc, #224]	@ (80036f0 <HAL_ADC_PollForConversion+0x208>)
 8003610:	400b      	ands	r3, r1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d108      	bne.n	8003628 <HAL_ADC_PollForConversion+0x140>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68d9      	ldr	r1, [r3, #12]
 800361c:	4b34      	ldr	r3, [pc, #208]	@ (80036f0 <HAL_ADC_PollForConversion+0x208>)
 800361e:	400b      	ands	r3, r1
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_ADC_PollForConversion+0x140>
 8003624:	2354      	movs	r3, #84	@ 0x54
 8003626:	e000      	b.n	800362a <HAL_ADC_PollForConversion+0x142>
 8003628:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800362a:	fb02 f303 	mul.w	r3, r2, r3
 800362e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003630:	e021      	b.n	8003676 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003638:	d01a      	beq.n	8003670 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d007      	beq.n	8003650 <HAL_ADC_PollForConversion+0x168>
 8003640:	f7ff fd8c 	bl	800315c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d20f      	bcs.n	8003670 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	429a      	cmp	r2, r3
 8003656:	d90b      	bls.n	8003670 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365c:	f043 0204 	orr.w	r2, r3, #4
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e030      	b.n	80036d2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	3301      	adds	r3, #1
 8003674:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	429a      	cmp	r2, r3
 800367c:	d8d9      	bhi.n	8003632 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f06f 0212 	mvn.w	r2, #18
 8003686:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800369e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80036a2:	d115      	bne.n	80036d0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d111      	bne.n	80036d0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d105      	bne.n	80036d0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c8:	f043 0201 	orr.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd90      	pop	{r4, r7, pc}
 80036da:	bf00      	nop
 80036dc:	20000000 	.word	0x20000000
 80036e0:	24924924 	.word	0x24924924
 80036e4:	00924924 	.word	0x00924924
 80036e8:	12492492 	.word	0x12492492
 80036ec:	00492492 	.word	0x00492492
 80036f0:	00249249 	.word	0x00249249

080036f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003702:	4618      	mov	r0, r3
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr

0800370c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_ADC_ConfigChannel+0x20>
 8003728:	2302      	movs	r3, #2
 800372a:	e0dc      	b.n	80038e6 <HAL_ADC_ConfigChannel+0x1da>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b06      	cmp	r3, #6
 800373a:	d81c      	bhi.n	8003776 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4413      	add	r3, r2
 800374c:	3b05      	subs	r3, #5
 800374e:	221f      	movs	r2, #31
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	4019      	ands	r1, r3
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	3b05      	subs	r3, #5
 8003768:	fa00 f203 	lsl.w	r2, r0, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	635a      	str	r2, [r3, #52]	@ 0x34
 8003774:	e03c      	b.n	80037f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b0c      	cmp	r3, #12
 800377c:	d81c      	bhi.n	80037b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	3b23      	subs	r3, #35	@ 0x23
 8003790:	221f      	movs	r2, #31
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	43db      	mvns	r3, r3
 8003798:	4019      	ands	r1, r3
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	6818      	ldr	r0, [r3, #0]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	3b23      	subs	r3, #35	@ 0x23
 80037aa:	fa00 f203 	lsl.w	r2, r0, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	430a      	orrs	r2, r1
 80037b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80037b6:	e01b      	b.n	80037f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	3b41      	subs	r3, #65	@ 0x41
 80037ca:	221f      	movs	r2, #31
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	4019      	ands	r1, r3
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	3b41      	subs	r3, #65	@ 0x41
 80037e4:	fa00 f203 	lsl.w	r2, r0, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b09      	cmp	r3, #9
 80037f6:	d91c      	bls.n	8003832 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68d9      	ldr	r1, [r3, #12]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	4613      	mov	r3, r2
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	4413      	add	r3, r2
 8003808:	3b1e      	subs	r3, #30
 800380a:	2207      	movs	r2, #7
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	43db      	mvns	r3, r3
 8003812:	4019      	ands	r1, r3
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6898      	ldr	r0, [r3, #8]
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4613      	mov	r3, r2
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	3b1e      	subs	r3, #30
 8003824:	fa00 f203 	lsl.w	r2, r0, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	60da      	str	r2, [r3, #12]
 8003830:	e019      	b.n	8003866 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6919      	ldr	r1, [r3, #16]
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4613      	mov	r3, r2
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	4413      	add	r3, r2
 8003842:	2207      	movs	r2, #7
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	4019      	ands	r1, r3
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	6898      	ldr	r0, [r3, #8]
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	4613      	mov	r3, r2
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	4413      	add	r3, r2
 800385a:	fa00 f203 	lsl.w	r2, r0, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2b10      	cmp	r3, #16
 800386c:	d003      	beq.n	8003876 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003872:	2b11      	cmp	r3, #17
 8003874:	d132      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a1d      	ldr	r2, [pc, #116]	@ (80038f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d125      	bne.n	80038cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d126      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800389c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d11a      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038a6:	4b13      	ldr	r3, [pc, #76]	@ (80038f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a13      	ldr	r2, [pc, #76]	@ (80038f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	0c9a      	lsrs	r2, r3, #18
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038bc:	e002      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	3b01      	subs	r3, #1
 80038c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f9      	bne.n	80038be <HAL_ADC_ConfigChannel+0x1b2>
 80038ca:	e007      	b.n	80038dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d0:	f043 0220 	orr.w	r2, r3, #32
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr
 80038f0:	40012400 	.word	0x40012400
 80038f4:	20000000 	.word	0x20000000
 80038f8:	431bde83 	.word	0x431bde83

080038fc <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8003908:	4618      	mov	r0, r3
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr
	...

08003914 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003920:	2300      	movs	r3, #0
 8003922:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b01      	cmp	r3, #1
 8003930:	d040      	beq.n	80039b4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f042 0201 	orr.w	r2, r2, #1
 8003940:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003942:	4b1f      	ldr	r3, [pc, #124]	@ (80039c0 <ADC_Enable+0xac>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a1f      	ldr	r2, [pc, #124]	@ (80039c4 <ADC_Enable+0xb0>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	0c9b      	lsrs	r3, r3, #18
 800394e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003950:	e002      	b.n	8003958 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	3b01      	subs	r3, #1
 8003956:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1f9      	bne.n	8003952 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800395e:	f7ff fbfd 	bl	800315c <HAL_GetTick>
 8003962:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003964:	e01f      	b.n	80039a6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003966:	f7ff fbf9 	bl	800315c <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d918      	bls.n	80039a6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b01      	cmp	r3, #1
 8003980:	d011      	beq.n	80039a6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003986:	f043 0210 	orr.w	r2, r3, #16
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	f043 0201 	orr.w	r2, r3, #1
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e007      	b.n	80039b6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d1d8      	bne.n	8003966 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000000 	.word	0x20000000
 80039c4:	431bde83 	.word	0x431bde83

080039c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d12e      	bne.n	8003a40 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039f2:	f7ff fbb3 	bl	800315c <HAL_GetTick>
 80039f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80039f8:	e01b      	b.n	8003a32 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039fa:	f7ff fbaf 	bl	800315c <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d914      	bls.n	8003a32 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d10d      	bne.n	8003a32 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1a:	f043 0210 	orr.w	r2, r3, #16
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a26:	f043 0201 	orr.w	r2, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e007      	b.n	8003a42 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d0dc      	beq.n	80039fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
	...

08003a4c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003a4c:	b590      	push	{r4, r7, lr}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d101      	bne.n	8003a6a <HAL_ADCEx_Calibration_Start+0x1e>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e097      	b.n	8003b9a <HAL_ADCEx_Calibration_Start+0x14e>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7ff ffa8 	bl	80039c8 <ADC_ConversionStop_Disable>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7ff ff49 	bl	8003914 <ADC_Enable>
 8003a82:	4603      	mov	r3, r0
 8003a84:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003a86:	7dfb      	ldrb	r3, [r7, #23]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f040 8081 	bne.w	8003b90 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a96:	f023 0302 	bic.w	r3, r3, #2
 8003a9a:	f043 0202 	orr.w	r2, r3, #2
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003aa2:	4b40      	ldr	r3, [pc, #256]	@ (8003ba4 <HAL_ADCEx_Calibration_Start+0x158>)
 8003aa4:	681c      	ldr	r4, [r3, #0]
 8003aa6:	2002      	movs	r0, #2
 8003aa8:	f001 fe16 	bl	80056d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003aac:	4603      	mov	r3, r0
 8003aae:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003ab2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003ab4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003ab6:	e002      	b.n	8003abe <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1f9      	bne.n	8003ab8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0208 	orr.w	r2, r2, #8
 8003ad2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003ad4:	f7ff fb42 	bl	800315c <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003ada:	e01b      	b.n	8003b14 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003adc:	f7ff fb3e 	bl	800315c <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b0a      	cmp	r3, #10
 8003ae8:	d914      	bls.n	8003b14 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00d      	beq.n	8003b14 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	f023 0312 	bic.w	r3, r3, #18
 8003b00:	f043 0210 	orr.w	r2, r3, #16
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e042      	b.n	8003b9a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1dc      	bne.n	8003adc <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f042 0204 	orr.w	r2, r2, #4
 8003b30:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003b32:	f7ff fb13 	bl	800315c <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003b38:	e01b      	b.n	8003b72 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003b3a:	f7ff fb0f 	bl	800315c <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b0a      	cmp	r3, #10
 8003b46:	d914      	bls.n	8003b72 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00d      	beq.n	8003b72 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5a:	f023 0312 	bic.w	r3, r3, #18
 8003b5e:	f043 0210 	orr.w	r2, r3, #16
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e013      	b.n	8003b9a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 0304 	and.w	r3, r3, #4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1dc      	bne.n	8003b3a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	f023 0303 	bic.w	r3, r3, #3
 8003b88:	f043 0201 	orr.w	r2, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	371c      	adds	r7, #28
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd90      	pop	{r4, r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000000 	.word	0x20000000

08003ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003bec <__NVIC_SetPriorityGrouping+0x44>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bda:	4a04      	ldr	r2, [pc, #16]	@ (8003bec <__NVIC_SetPriorityGrouping+0x44>)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	60d3      	str	r3, [r2, #12]
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	e000ed00 	.word	0xe000ed00

08003bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bf4:	4b04      	ldr	r3, [pc, #16]	@ (8003c08 <__NVIC_GetPriorityGrouping+0x18>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	f003 0307 	and.w	r3, r3, #7
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	db0b      	blt.n	8003c36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c1e:	79fb      	ldrb	r3, [r7, #7]
 8003c20:	f003 021f 	and.w	r2, r3, #31
 8003c24:	4906      	ldr	r1, [pc, #24]	@ (8003c40 <__NVIC_EnableIRQ+0x34>)
 8003c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2a:	095b      	lsrs	r3, r3, #5
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr
 8003c40:	e000e100 	.word	0xe000e100

08003c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	6039      	str	r1, [r7, #0]
 8003c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	db0a      	blt.n	8003c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	490c      	ldr	r1, [pc, #48]	@ (8003c90 <__NVIC_SetPriority+0x4c>)
 8003c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c62:	0112      	lsls	r2, r2, #4
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	440b      	add	r3, r1
 8003c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c6c:	e00a      	b.n	8003c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	4908      	ldr	r1, [pc, #32]	@ (8003c94 <__NVIC_SetPriority+0x50>)
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	3b04      	subs	r3, #4
 8003c7c:	0112      	lsls	r2, r2, #4
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	440b      	add	r3, r1
 8003c82:	761a      	strb	r2, [r3, #24]
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	e000e100 	.word	0xe000e100
 8003c94:	e000ed00 	.word	0xe000ed00

08003c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b089      	sub	sp, #36	@ 0x24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f1c3 0307 	rsb	r3, r3, #7
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	bf28      	it	cs
 8003cb6:	2304      	movcs	r3, #4
 8003cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	2b06      	cmp	r3, #6
 8003cc0:	d902      	bls.n	8003cc8 <NVIC_EncodePriority+0x30>
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	3b03      	subs	r3, #3
 8003cc6:	e000      	b.n	8003cca <NVIC_EncodePriority+0x32>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43da      	mvns	r2, r3
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	401a      	ands	r2, r3
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cea:	43d9      	mvns	r1, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cf0:	4313      	orrs	r3, r2
         );
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3724      	adds	r7, #36	@ 0x24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d0c:	d301      	bcc.n	8003d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e00f      	b.n	8003d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d12:	4a0a      	ldr	r2, [pc, #40]	@ (8003d3c <SysTick_Config+0x40>)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d1a:	210f      	movs	r1, #15
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	f7ff ff90 	bl	8003c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d24:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <SysTick_Config+0x40>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d2a:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <SysTick_Config+0x40>)
 8003d2c:	2207      	movs	r2, #7
 8003d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	e000e010 	.word	0xe000e010

08003d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff ff2d 	bl	8003ba8 <__NVIC_SetPriorityGrouping>
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b086      	sub	sp, #24
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	607a      	str	r2, [r7, #4]
 8003d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d68:	f7ff ff42 	bl	8003bf0 <__NVIC_GetPriorityGrouping>
 8003d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68b9      	ldr	r1, [r7, #8]
 8003d72:	6978      	ldr	r0, [r7, #20]
 8003d74:	f7ff ff90 	bl	8003c98 <NVIC_EncodePriority>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff ff5f 	bl	8003c44 <__NVIC_SetPriority>
}
 8003d86:	bf00      	nop
 8003d88:	3718      	adds	r7, #24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff35 	bl	8003c0c <__NVIC_EnableIRQ>
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b082      	sub	sp, #8
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff ffa2 	bl	8003cfc <SysTick_Config>
 8003db8:	4603      	mov	r3, r0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b085      	sub	sp, #20
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d008      	beq.n	8003dec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2204      	movs	r2, #4
 8003dde:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e020      	b.n	8003e2e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 020e 	bic.w	r2, r2, #14
 8003dfa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0201 	bic.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e14:	2101      	movs	r1, #1
 8003e16:	fa01 f202 	lsl.w	r2, r1, r2
 8003e1a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bc80      	pop	{r7}
 8003e36:	4770      	bx	lr

08003e38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d005      	beq.n	8003e5c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2204      	movs	r2, #4
 8003e54:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	73fb      	strb	r3, [r7, #15]
 8003e5a:	e0d6      	b.n	800400a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 020e 	bic.w	r2, r2, #14
 8003e6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0201 	bic.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	4b64      	ldr	r3, [pc, #400]	@ (8004014 <HAL_DMA_Abort_IT+0x1dc>)
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d958      	bls.n	8003f3a <HAL_DMA_Abort_IT+0x102>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a62      	ldr	r2, [pc, #392]	@ (8004018 <HAL_DMA_Abort_IT+0x1e0>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d04f      	beq.n	8003f32 <HAL_DMA_Abort_IT+0xfa>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a61      	ldr	r2, [pc, #388]	@ (800401c <HAL_DMA_Abort_IT+0x1e4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d048      	beq.n	8003f2e <HAL_DMA_Abort_IT+0xf6>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a5f      	ldr	r2, [pc, #380]	@ (8004020 <HAL_DMA_Abort_IT+0x1e8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d040      	beq.n	8003f28 <HAL_DMA_Abort_IT+0xf0>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a5e      	ldr	r2, [pc, #376]	@ (8004024 <HAL_DMA_Abort_IT+0x1ec>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d038      	beq.n	8003f22 <HAL_DMA_Abort_IT+0xea>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a5c      	ldr	r2, [pc, #368]	@ (8004028 <HAL_DMA_Abort_IT+0x1f0>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d030      	beq.n	8003f1c <HAL_DMA_Abort_IT+0xe4>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a5b      	ldr	r2, [pc, #364]	@ (800402c <HAL_DMA_Abort_IT+0x1f4>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d028      	beq.n	8003f16 <HAL_DMA_Abort_IT+0xde>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a52      	ldr	r2, [pc, #328]	@ (8004014 <HAL_DMA_Abort_IT+0x1dc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d020      	beq.n	8003f10 <HAL_DMA_Abort_IT+0xd8>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a57      	ldr	r2, [pc, #348]	@ (8004030 <HAL_DMA_Abort_IT+0x1f8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d019      	beq.n	8003f0c <HAL_DMA_Abort_IT+0xd4>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a55      	ldr	r2, [pc, #340]	@ (8004034 <HAL_DMA_Abort_IT+0x1fc>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d012      	beq.n	8003f08 <HAL_DMA_Abort_IT+0xd0>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a54      	ldr	r2, [pc, #336]	@ (8004038 <HAL_DMA_Abort_IT+0x200>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d00a      	beq.n	8003f02 <HAL_DMA_Abort_IT+0xca>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a52      	ldr	r2, [pc, #328]	@ (800403c <HAL_DMA_Abort_IT+0x204>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d102      	bne.n	8003efc <HAL_DMA_Abort_IT+0xc4>
 8003ef6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003efa:	e01b      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003efc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f00:	e018      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f06:	e015      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f08:	2310      	movs	r3, #16
 8003f0a:	e013      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e011      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f14:	e00e      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f16:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003f1a:	e00b      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f20:	e008      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f26:	e005      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f2c:	e002      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f2e:	2310      	movs	r3, #16
 8003f30:	e000      	b.n	8003f34 <HAL_DMA_Abort_IT+0xfc>
 8003f32:	2301      	movs	r3, #1
 8003f34:	4a42      	ldr	r2, [pc, #264]	@ (8004040 <HAL_DMA_Abort_IT+0x208>)
 8003f36:	6053      	str	r3, [r2, #4]
 8003f38:	e057      	b.n	8003fea <HAL_DMA_Abort_IT+0x1b2>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a36      	ldr	r2, [pc, #216]	@ (8004018 <HAL_DMA_Abort_IT+0x1e0>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d04f      	beq.n	8003fe4 <HAL_DMA_Abort_IT+0x1ac>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a34      	ldr	r2, [pc, #208]	@ (800401c <HAL_DMA_Abort_IT+0x1e4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d048      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x1a8>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a33      	ldr	r2, [pc, #204]	@ (8004020 <HAL_DMA_Abort_IT+0x1e8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d040      	beq.n	8003fda <HAL_DMA_Abort_IT+0x1a2>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a31      	ldr	r2, [pc, #196]	@ (8004024 <HAL_DMA_Abort_IT+0x1ec>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d038      	beq.n	8003fd4 <HAL_DMA_Abort_IT+0x19c>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a30      	ldr	r2, [pc, #192]	@ (8004028 <HAL_DMA_Abort_IT+0x1f0>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d030      	beq.n	8003fce <HAL_DMA_Abort_IT+0x196>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a2e      	ldr	r2, [pc, #184]	@ (800402c <HAL_DMA_Abort_IT+0x1f4>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d028      	beq.n	8003fc8 <HAL_DMA_Abort_IT+0x190>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a26      	ldr	r2, [pc, #152]	@ (8004014 <HAL_DMA_Abort_IT+0x1dc>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d020      	beq.n	8003fc2 <HAL_DMA_Abort_IT+0x18a>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a2a      	ldr	r2, [pc, #168]	@ (8004030 <HAL_DMA_Abort_IT+0x1f8>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d019      	beq.n	8003fbe <HAL_DMA_Abort_IT+0x186>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a29      	ldr	r2, [pc, #164]	@ (8004034 <HAL_DMA_Abort_IT+0x1fc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d012      	beq.n	8003fba <HAL_DMA_Abort_IT+0x182>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a27      	ldr	r2, [pc, #156]	@ (8004038 <HAL_DMA_Abort_IT+0x200>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_DMA_Abort_IT+0x17c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a26      	ldr	r2, [pc, #152]	@ (800403c <HAL_DMA_Abort_IT+0x204>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d102      	bne.n	8003fae <HAL_DMA_Abort_IT+0x176>
 8003fa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fac:	e01b      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fb2:	e018      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fb8:	e015      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fba:	2310      	movs	r3, #16
 8003fbc:	e013      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e011      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fc6:	e00e      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fc8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003fcc:	e00b      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fd2:	e008      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fd8:	e005      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fde:	e002      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fe0:	2310      	movs	r3, #16
 8003fe2:	e000      	b.n	8003fe6 <HAL_DMA_Abort_IT+0x1ae>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	4a17      	ldr	r2, [pc, #92]	@ (8004044 <HAL_DMA_Abort_IT+0x20c>)
 8003fe8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	4798      	blx	r3
    } 
  }
  return status;
 800400a:	7bfb      	ldrb	r3, [r7, #15]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40020080 	.word	0x40020080
 8004018:	40020008 	.word	0x40020008
 800401c:	4002001c 	.word	0x4002001c
 8004020:	40020030 	.word	0x40020030
 8004024:	40020044 	.word	0x40020044
 8004028:	40020058 	.word	0x40020058
 800402c:	4002006c 	.word	0x4002006c
 8004030:	40020408 	.word	0x40020408
 8004034:	4002041c 	.word	0x4002041c
 8004038:	40020430 	.word	0x40020430
 800403c:	40020444 	.word	0x40020444
 8004040:	40020400 	.word	0x40020400
 8004044:	40020000 	.word	0x40020000

08004048 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004048:	b480      	push	{r7}
 800404a:	b08b      	sub	sp, #44	@ 0x2c
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004052:	2300      	movs	r3, #0
 8004054:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004056:	2300      	movs	r3, #0
 8004058:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800405a:	e179      	b.n	8004350 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800405c:	2201      	movs	r2, #1
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	4013      	ands	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	429a      	cmp	r2, r3
 8004076:	f040 8168 	bne.w	800434a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4a96      	ldr	r2, [pc, #600]	@ (80042d8 <HAL_GPIO_Init+0x290>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d05e      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
 8004084:	4a94      	ldr	r2, [pc, #592]	@ (80042d8 <HAL_GPIO_Init+0x290>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d875      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 800408a:	4a94      	ldr	r2, [pc, #592]	@ (80042dc <HAL_GPIO_Init+0x294>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d058      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
 8004090:	4a92      	ldr	r2, [pc, #584]	@ (80042dc <HAL_GPIO_Init+0x294>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d86f      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 8004096:	4a92      	ldr	r2, [pc, #584]	@ (80042e0 <HAL_GPIO_Init+0x298>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d052      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
 800409c:	4a90      	ldr	r2, [pc, #576]	@ (80042e0 <HAL_GPIO_Init+0x298>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d869      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 80040a2:	4a90      	ldr	r2, [pc, #576]	@ (80042e4 <HAL_GPIO_Init+0x29c>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d04c      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
 80040a8:	4a8e      	ldr	r2, [pc, #568]	@ (80042e4 <HAL_GPIO_Init+0x29c>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d863      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 80040ae:	4a8e      	ldr	r2, [pc, #568]	@ (80042e8 <HAL_GPIO_Init+0x2a0>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d046      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
 80040b4:	4a8c      	ldr	r2, [pc, #560]	@ (80042e8 <HAL_GPIO_Init+0x2a0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d85d      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 80040ba:	2b12      	cmp	r3, #18
 80040bc:	d82a      	bhi.n	8004114 <HAL_GPIO_Init+0xcc>
 80040be:	2b12      	cmp	r3, #18
 80040c0:	d859      	bhi.n	8004176 <HAL_GPIO_Init+0x12e>
 80040c2:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <HAL_GPIO_Init+0x80>)
 80040c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c8:	08004143 	.word	0x08004143
 80040cc:	0800411d 	.word	0x0800411d
 80040d0:	0800412f 	.word	0x0800412f
 80040d4:	08004171 	.word	0x08004171
 80040d8:	08004177 	.word	0x08004177
 80040dc:	08004177 	.word	0x08004177
 80040e0:	08004177 	.word	0x08004177
 80040e4:	08004177 	.word	0x08004177
 80040e8:	08004177 	.word	0x08004177
 80040ec:	08004177 	.word	0x08004177
 80040f0:	08004177 	.word	0x08004177
 80040f4:	08004177 	.word	0x08004177
 80040f8:	08004177 	.word	0x08004177
 80040fc:	08004177 	.word	0x08004177
 8004100:	08004177 	.word	0x08004177
 8004104:	08004177 	.word	0x08004177
 8004108:	08004177 	.word	0x08004177
 800410c:	08004125 	.word	0x08004125
 8004110:	08004139 	.word	0x08004139
 8004114:	4a75      	ldr	r2, [pc, #468]	@ (80042ec <HAL_GPIO_Init+0x2a4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d013      	beq.n	8004142 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800411a:	e02c      	b.n	8004176 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	623b      	str	r3, [r7, #32]
          break;
 8004122:	e029      	b.n	8004178 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	3304      	adds	r3, #4
 800412a:	623b      	str	r3, [r7, #32]
          break;
 800412c:	e024      	b.n	8004178 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	3308      	adds	r3, #8
 8004134:	623b      	str	r3, [r7, #32]
          break;
 8004136:	e01f      	b.n	8004178 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	330c      	adds	r3, #12
 800413e:	623b      	str	r3, [r7, #32]
          break;
 8004140:	e01a      	b.n	8004178 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d102      	bne.n	8004150 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800414a:	2304      	movs	r3, #4
 800414c:	623b      	str	r3, [r7, #32]
          break;
 800414e:	e013      	b.n	8004178 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d105      	bne.n	8004164 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004158:	2308      	movs	r3, #8
 800415a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	69fa      	ldr	r2, [r7, #28]
 8004160:	611a      	str	r2, [r3, #16]
          break;
 8004162:	e009      	b.n	8004178 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004164:	2308      	movs	r3, #8
 8004166:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69fa      	ldr	r2, [r7, #28]
 800416c:	615a      	str	r2, [r3, #20]
          break;
 800416e:	e003      	b.n	8004178 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004170:	2300      	movs	r3, #0
 8004172:	623b      	str	r3, [r7, #32]
          break;
 8004174:	e000      	b.n	8004178 <HAL_GPIO_Init+0x130>
          break;
 8004176:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2bff      	cmp	r3, #255	@ 0xff
 800417c:	d801      	bhi.n	8004182 <HAL_GPIO_Init+0x13a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	e001      	b.n	8004186 <HAL_GPIO_Init+0x13e>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3304      	adds	r3, #4
 8004186:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	2bff      	cmp	r3, #255	@ 0xff
 800418c:	d802      	bhi.n	8004194 <HAL_GPIO_Init+0x14c>
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	e002      	b.n	800419a <HAL_GPIO_Init+0x152>
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	3b08      	subs	r3, #8
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	210f      	movs	r1, #15
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	fa01 f303 	lsl.w	r3, r1, r3
 80041a8:	43db      	mvns	r3, r3
 80041aa:	401a      	ands	r2, r3
 80041ac:	6a39      	ldr	r1, [r7, #32]
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	fa01 f303 	lsl.w	r3, r1, r3
 80041b4:	431a      	orrs	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f000 80c1 	beq.w	800434a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80041c8:	4b49      	ldr	r3, [pc, #292]	@ (80042f0 <HAL_GPIO_Init+0x2a8>)
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	4a48      	ldr	r2, [pc, #288]	@ (80042f0 <HAL_GPIO_Init+0x2a8>)
 80041ce:	f043 0301 	orr.w	r3, r3, #1
 80041d2:	6193      	str	r3, [r2, #24]
 80041d4:	4b46      	ldr	r3, [pc, #280]	@ (80042f0 <HAL_GPIO_Init+0x2a8>)
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	60bb      	str	r3, [r7, #8]
 80041de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80041e0:	4a44      	ldr	r2, [pc, #272]	@ (80042f4 <HAL_GPIO_Init+0x2ac>)
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	3302      	adds	r3, #2
 80041e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	220f      	movs	r2, #15
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	43db      	mvns	r3, r3
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	4013      	ands	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a3c      	ldr	r2, [pc, #240]	@ (80042f8 <HAL_GPIO_Init+0x2b0>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d01f      	beq.n	800424c <HAL_GPIO_Init+0x204>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a3b      	ldr	r2, [pc, #236]	@ (80042fc <HAL_GPIO_Init+0x2b4>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d019      	beq.n	8004248 <HAL_GPIO_Init+0x200>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a3a      	ldr	r2, [pc, #232]	@ (8004300 <HAL_GPIO_Init+0x2b8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d013      	beq.n	8004244 <HAL_GPIO_Init+0x1fc>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a39      	ldr	r2, [pc, #228]	@ (8004304 <HAL_GPIO_Init+0x2bc>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d00d      	beq.n	8004240 <HAL_GPIO_Init+0x1f8>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a38      	ldr	r2, [pc, #224]	@ (8004308 <HAL_GPIO_Init+0x2c0>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d007      	beq.n	800423c <HAL_GPIO_Init+0x1f4>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a37      	ldr	r2, [pc, #220]	@ (800430c <HAL_GPIO_Init+0x2c4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d101      	bne.n	8004238 <HAL_GPIO_Init+0x1f0>
 8004234:	2305      	movs	r3, #5
 8004236:	e00a      	b.n	800424e <HAL_GPIO_Init+0x206>
 8004238:	2306      	movs	r3, #6
 800423a:	e008      	b.n	800424e <HAL_GPIO_Init+0x206>
 800423c:	2304      	movs	r3, #4
 800423e:	e006      	b.n	800424e <HAL_GPIO_Init+0x206>
 8004240:	2303      	movs	r3, #3
 8004242:	e004      	b.n	800424e <HAL_GPIO_Init+0x206>
 8004244:	2302      	movs	r3, #2
 8004246:	e002      	b.n	800424e <HAL_GPIO_Init+0x206>
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <HAL_GPIO_Init+0x206>
 800424c:	2300      	movs	r3, #0
 800424e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004250:	f002 0203 	and.w	r2, r2, #3
 8004254:	0092      	lsls	r2, r2, #2
 8004256:	4093      	lsls	r3, r2
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800425e:	4925      	ldr	r1, [pc, #148]	@ (80042f4 <HAL_GPIO_Init+0x2ac>)
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	089b      	lsrs	r3, r3, #2
 8004264:	3302      	adds	r3, #2
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d006      	beq.n	8004286 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004278:	4b25      	ldr	r3, [pc, #148]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	4924      	ldr	r1, [pc, #144]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	4313      	orrs	r3, r2
 8004282:	608b      	str	r3, [r1, #8]
 8004284:	e006      	b.n	8004294 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004286:	4b22      	ldr	r3, [pc, #136]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	43db      	mvns	r3, r3
 800428e:	4920      	ldr	r1, [pc, #128]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 8004290:	4013      	ands	r3, r2
 8004292:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d006      	beq.n	80042ae <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80042a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042a2:	68da      	ldr	r2, [r3, #12]
 80042a4:	491a      	ldr	r1, [pc, #104]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	60cb      	str	r3, [r1, #12]
 80042ac:	e006      	b.n	80042bc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80042ae:	4b18      	ldr	r3, [pc, #96]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	43db      	mvns	r3, r3
 80042b6:	4916      	ldr	r1, [pc, #88]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042b8:	4013      	ands	r3, r2
 80042ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d025      	beq.n	8004314 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80042c8:	4b11      	ldr	r3, [pc, #68]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	4910      	ldr	r1, [pc, #64]	@ (8004310 <HAL_GPIO_Init+0x2c8>)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]
 80042d4:	e025      	b.n	8004322 <HAL_GPIO_Init+0x2da>
 80042d6:	bf00      	nop
 80042d8:	10320000 	.word	0x10320000
 80042dc:	10310000 	.word	0x10310000
 80042e0:	10220000 	.word	0x10220000
 80042e4:	10210000 	.word	0x10210000
 80042e8:	10120000 	.word	0x10120000
 80042ec:	10110000 	.word	0x10110000
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40010000 	.word	0x40010000
 80042f8:	40010800 	.word	0x40010800
 80042fc:	40010c00 	.word	0x40010c00
 8004300:	40011000 	.word	0x40011000
 8004304:	40011400 	.word	0x40011400
 8004308:	40011800 	.word	0x40011800
 800430c:	40011c00 	.word	0x40011c00
 8004310:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004314:	4b15      	ldr	r3, [pc, #84]	@ (800436c <HAL_GPIO_Init+0x324>)
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	43db      	mvns	r3, r3
 800431c:	4913      	ldr	r1, [pc, #76]	@ (800436c <HAL_GPIO_Init+0x324>)
 800431e:	4013      	ands	r3, r2
 8004320:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d006      	beq.n	800433c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800432e:	4b0f      	ldr	r3, [pc, #60]	@ (800436c <HAL_GPIO_Init+0x324>)
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	490e      	ldr	r1, [pc, #56]	@ (800436c <HAL_GPIO_Init+0x324>)
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	4313      	orrs	r3, r2
 8004338:	600b      	str	r3, [r1, #0]
 800433a:	e006      	b.n	800434a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800433c:	4b0b      	ldr	r3, [pc, #44]	@ (800436c <HAL_GPIO_Init+0x324>)
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	43db      	mvns	r3, r3
 8004344:	4909      	ldr	r1, [pc, #36]	@ (800436c <HAL_GPIO_Init+0x324>)
 8004346:	4013      	ands	r3, r2
 8004348:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	3301      	adds	r3, #1
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004356:	fa22 f303 	lsr.w	r3, r2, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	f47f ae7e 	bne.w	800405c <HAL_GPIO_Init+0x14>
  }
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	372c      	adds	r7, #44	@ 0x2c
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	40010400 	.word	0x40010400

08004370 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	887b      	ldrh	r3, [r7, #2]
 8004382:	4013      	ands	r3, r2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
 800438c:	e001      	b.n	8004392 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800438e:	2300      	movs	r3, #0
 8004390:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004392:	7bfb      	ldrb	r3, [r7, #15]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr

0800439e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	460b      	mov	r3, r1
 80043a8:	807b      	strh	r3, [r7, #2]
 80043aa:	4613      	mov	r3, r2
 80043ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043ae:	787b      	ldrb	r3, [r7, #1]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043b4:	887a      	ldrh	r2, [r7, #2]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80043ba:	e003      	b.n	80043c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80043bc:	887b      	ldrh	r3, [r7, #2]
 80043be:	041a      	lsls	r2, r3, #16
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	611a      	str	r2, [r3, #16]
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
	...

080043d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4603      	mov	r3, r0
 80043d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043da:	4b08      	ldr	r3, [pc, #32]	@ (80043fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043dc:	695a      	ldr	r2, [r3, #20]
 80043de:	88fb      	ldrh	r3, [r7, #6]
 80043e0:	4013      	ands	r3, r2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d006      	beq.n	80043f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043e6:	4a05      	ldr	r2, [pc, #20]	@ (80043fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043e8:	88fb      	ldrh	r3, [r7, #6]
 80043ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 f806 	bl	8004400 <HAL_GPIO_EXTI_Callback>
  }
}
 80043f4:	bf00      	nop
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40010400 	.word	0x40010400

08004400 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800440a:	bf00      	nop
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	bc80      	pop	{r7}
 8004412:	4770      	bx	lr

08004414 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e12b      	b.n	800467e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7fd fabe 	bl	80019bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2224      	movs	r2, #36	@ 0x24
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0201 	bic.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004466:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004476:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004478:	f001 f832 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 800447c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	4a81      	ldr	r2, [pc, #516]	@ (8004688 <HAL_I2C_Init+0x274>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d807      	bhi.n	8004498 <HAL_I2C_Init+0x84>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4a80      	ldr	r2, [pc, #512]	@ (800468c <HAL_I2C_Init+0x278>)
 800448c:	4293      	cmp	r3, r2
 800448e:	bf94      	ite	ls
 8004490:	2301      	movls	r3, #1
 8004492:	2300      	movhi	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	e006      	b.n	80044a6 <HAL_I2C_Init+0x92>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4a7d      	ldr	r2, [pc, #500]	@ (8004690 <HAL_I2C_Init+0x27c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	bf94      	ite	ls
 80044a0:	2301      	movls	r3, #1
 80044a2:	2300      	movhi	r3, #0
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e0e7      	b.n	800467e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4a78      	ldr	r2, [pc, #480]	@ (8004694 <HAL_I2C_Init+0x280>)
 80044b2:	fba2 2303 	umull	r2, r3, r2, r3
 80044b6:	0c9b      	lsrs	r3, r3, #18
 80044b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4a6a      	ldr	r2, [pc, #424]	@ (8004688 <HAL_I2C_Init+0x274>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d802      	bhi.n	80044e8 <HAL_I2C_Init+0xd4>
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	3301      	adds	r3, #1
 80044e6:	e009      	b.n	80044fc <HAL_I2C_Init+0xe8>
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80044ee:	fb02 f303 	mul.w	r3, r2, r3
 80044f2:	4a69      	ldr	r2, [pc, #420]	@ (8004698 <HAL_I2C_Init+0x284>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	099b      	lsrs	r3, r3, #6
 80044fa:	3301      	adds	r3, #1
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6812      	ldr	r2, [r2, #0]
 8004500:	430b      	orrs	r3, r1
 8004502:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800450e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	495c      	ldr	r1, [pc, #368]	@ (8004688 <HAL_I2C_Init+0x274>)
 8004518:	428b      	cmp	r3, r1
 800451a:	d819      	bhi.n	8004550 <HAL_I2C_Init+0x13c>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	1e59      	subs	r1, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	fbb1 f3f3 	udiv	r3, r1, r3
 800452a:	1c59      	adds	r1, r3, #1
 800452c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004530:	400b      	ands	r3, r1
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <HAL_I2C_Init+0x138>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1e59      	subs	r1, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	fbb1 f3f3 	udiv	r3, r1, r3
 8004544:	3301      	adds	r3, #1
 8004546:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800454a:	e051      	b.n	80045f0 <HAL_I2C_Init+0x1dc>
 800454c:	2304      	movs	r3, #4
 800454e:	e04f      	b.n	80045f0 <HAL_I2C_Init+0x1dc>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d111      	bne.n	800457c <HAL_I2C_Init+0x168>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	1e58      	subs	r0, r3, #1
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6859      	ldr	r1, [r3, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	440b      	add	r3, r1
 8004566:	fbb0 f3f3 	udiv	r3, r0, r3
 800456a:	3301      	adds	r3, #1
 800456c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	e012      	b.n	80045a2 <HAL_I2C_Init+0x18e>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	1e58      	subs	r0, r3, #1
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6859      	ldr	r1, [r3, #4]
 8004584:	460b      	mov	r3, r1
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	0099      	lsls	r1, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004592:	3301      	adds	r3, #1
 8004594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004598:	2b00      	cmp	r3, #0
 800459a:	bf0c      	ite	eq
 800459c:	2301      	moveq	r3, #1
 800459e:	2300      	movne	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_I2C_Init+0x196>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e022      	b.n	80045f0 <HAL_I2C_Init+0x1dc>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10e      	bne.n	80045d0 <HAL_I2C_Init+0x1bc>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	1e58      	subs	r0, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6859      	ldr	r1, [r3, #4]
 80045ba:	460b      	mov	r3, r1
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	440b      	add	r3, r1
 80045c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80045c4:	3301      	adds	r3, #1
 80045c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ce:	e00f      	b.n	80045f0 <HAL_I2C_Init+0x1dc>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	1e58      	subs	r0, r3, #1
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6859      	ldr	r1, [r3, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	0099      	lsls	r1, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045e6:	3301      	adds	r3, #1
 80045e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	6809      	ldr	r1, [r1, #0]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	69da      	ldr	r2, [r3, #28]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800461e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6911      	ldr	r1, [r2, #16]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	68d2      	ldr	r2, [r2, #12]
 800462a:	4311      	orrs	r1, r2
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6812      	ldr	r2, [r2, #0]
 8004630:	430b      	orrs	r3, r1
 8004632:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	695a      	ldr	r2, [r3, #20]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0201 	orr.w	r2, r2, #1
 800465e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2220      	movs	r2, #32
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	000186a0 	.word	0x000186a0
 800468c:	001e847f 	.word	0x001e847f
 8004690:	003d08ff 	.word	0x003d08ff
 8004694:	431bde83 	.word	0x431bde83
 8004698:	10624dd3 	.word	0x10624dd3

0800469c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b088      	sub	sp, #32
 80046a0:	af02      	add	r7, sp, #8
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	607a      	str	r2, [r7, #4]
 80046a6:	461a      	mov	r2, r3
 80046a8:	460b      	mov	r3, r1
 80046aa:	817b      	strh	r3, [r7, #10]
 80046ac:	4613      	mov	r3, r2
 80046ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046b0:	f7fe fd54 	bl	800315c <HAL_GetTick>
 80046b4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b20      	cmp	r3, #32
 80046c0:	f040 80e0 	bne.w	8004884 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	2319      	movs	r3, #25
 80046ca:	2201      	movs	r2, #1
 80046cc:	4970      	ldr	r1, [pc, #448]	@ (8004890 <HAL_I2C_Master_Transmit+0x1f4>)
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 f964 	bl	800499c <I2C_WaitOnFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
 80046dc:	e0d3      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_I2C_Master_Transmit+0x50>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e0cc      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d007      	beq.n	8004712 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f042 0201 	orr.w	r2, r2, #1
 8004710:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004720:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2221      	movs	r2, #33	@ 0x21
 8004726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2210      	movs	r2, #16
 800472e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	893a      	ldrh	r2, [r7, #8]
 8004742:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	4a50      	ldr	r2, [pc, #320]	@ (8004894 <HAL_I2C_Master_Transmit+0x1f8>)
 8004752:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004754:	8979      	ldrh	r1, [r7, #10]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	6a3a      	ldr	r2, [r7, #32]
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f89c 	bl	8004898 <I2C_MasterRequestWrite>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e08d      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476a:	2300      	movs	r3, #0
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	613b      	str	r3, [r7, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	613b      	str	r3, [r7, #16]
 800477e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004780:	e066      	b.n	8004850 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	6a39      	ldr	r1, [r7, #32]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fa22 	bl	8004bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00d      	beq.n	80047ae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	2b04      	cmp	r3, #4
 8004798:	d107      	bne.n	80047aa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e06b      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b2:	781a      	ldrb	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047be:	1c5a      	adds	r2, r3, #1
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b04      	cmp	r3, #4
 80047ea:	d11b      	bne.n	8004824 <HAL_I2C_Master_Transmit+0x188>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d017      	beq.n	8004824 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f8:	781a      	ldrb	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	6a39      	ldr	r1, [r7, #32]
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 fa19 	bl	8004c60 <I2C_WaitOnBTFFlagUntilTimeout>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00d      	beq.n	8004850 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004838:	2b04      	cmp	r3, #4
 800483a:	d107      	bne.n	800484c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e01a      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004854:	2b00      	cmp	r3, #0
 8004856:	d194      	bne.n	8004782 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2220      	movs	r2, #32
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	e000      	b.n	8004886 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004884:	2302      	movs	r3, #2
  }
}
 8004886:	4618      	mov	r0, r3
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	00100002 	.word	0x00100002
 8004894:	ffff0000 	.word	0xffff0000

08004898 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	607a      	str	r2, [r7, #4]
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	460b      	mov	r3, r1
 80048a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d006      	beq.n	80048c2 <I2C_MasterRequestWrite+0x2a>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d003      	beq.n	80048c2 <I2C_MasterRequestWrite+0x2a>
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048c0:	d108      	bne.n	80048d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e00b      	b.n	80048ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d8:	2b12      	cmp	r3, #18
 80048da:	d107      	bne.n	80048ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 f84f 	bl	800499c <I2C_WaitOnFlagUntilTimeout>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00d      	beq.n	8004920 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800490e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004912:	d103      	bne.n	800491c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800491a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e035      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004928:	d108      	bne.n	800493c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800492a:	897b      	ldrh	r3, [r7, #10]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004938:	611a      	str	r2, [r3, #16]
 800493a:	e01b      	b.n	8004974 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800493c:	897b      	ldrh	r3, [r7, #10]
 800493e:	11db      	asrs	r3, r3, #7
 8004940:	b2db      	uxtb	r3, r3
 8004942:	f003 0306 	and.w	r3, r3, #6
 8004946:	b2db      	uxtb	r3, r3
 8004948:	f063 030f 	orn	r3, r3, #15
 800494c:	b2da      	uxtb	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	490e      	ldr	r1, [pc, #56]	@ (8004994 <I2C_MasterRequestWrite+0xfc>)
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 f898 	bl	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e010      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800496a:	897b      	ldrh	r3, [r7, #10]
 800496c:	b2da      	uxtb	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	4907      	ldr	r1, [pc, #28]	@ (8004998 <I2C_MasterRequestWrite+0x100>)
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f888 	bl	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	00010008 	.word	0x00010008
 8004998:	00010002 	.word	0x00010002

0800499c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	4613      	mov	r3, r2
 80049aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049ac:	e048      	b.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d044      	beq.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b6:	f7fe fbd1 	bl	800315c <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d302      	bcc.n	80049cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d139      	bne.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	0c1b      	lsrs	r3, r3, #16
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d10d      	bne.n	80049f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	43da      	mvns	r2, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	4013      	ands	r3, r2
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	bf0c      	ite	eq
 80049e8:	2301      	moveq	r3, #1
 80049ea:	2300      	movne	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	461a      	mov	r2, r3
 80049f0:	e00c      	b.n	8004a0c <I2C_WaitOnFlagUntilTimeout+0x70>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	43da      	mvns	r2, r3
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4013      	ands	r3, r2
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	bf0c      	ite	eq
 8004a04:	2301      	moveq	r3, #1
 8004a06:	2300      	movne	r3, #0
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	79fb      	ldrb	r3, [r7, #7]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d116      	bne.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2c:	f043 0220 	orr.w	r2, r3, #32
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e023      	b.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10d      	bne.n	8004a66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	43da      	mvns	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	e00c      	b.n	8004a80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	43da      	mvns	r2, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	4013      	ands	r3, r2
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	bf0c      	ite	eq
 8004a78:	2301      	moveq	r3, #1
 8004a7a:	2300      	movne	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	461a      	mov	r2, r3
 8004a80:	79fb      	ldrb	r3, [r7, #7]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d093      	beq.n	80049ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a9e:	e071      	b.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aae:	d123      	bne.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004abe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ac8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae4:	f043 0204 	orr.w	r2, r3, #4
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e067      	b.n	8004bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afe:	d041      	beq.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b00:	f7fe fb2c 	bl	800315c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d302      	bcc.n	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d136      	bne.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d10c      	bne.n	8004b3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	43da      	mvns	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	bf14      	ite	ne
 8004b32:	2301      	movne	r3, #1
 8004b34:	2300      	moveq	r3, #0
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	e00b      	b.n	8004b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	43da      	mvns	r2, r3
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	4013      	ands	r3, r2
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	bf14      	ite	ne
 8004b4c:	2301      	movne	r3, #1
 8004b4e:	2300      	moveq	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d016      	beq.n	8004b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b70:	f043 0220 	orr.w	r2, r3, #32
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e021      	b.n	8004bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	0c1b      	lsrs	r3, r3, #16
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d10c      	bne.n	8004ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	43da      	mvns	r2, r3
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	bf14      	ite	ne
 8004ba0:	2301      	movne	r3, #1
 8004ba2:	2300      	moveq	r3, #0
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	e00b      	b.n	8004bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	bf14      	ite	ne
 8004bba:	2301      	movne	r3, #1
 8004bbc:	2300      	moveq	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f47f af6d 	bne.w	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bdc:	e034      	b.n	8004c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 f886 	bl	8004cf0 <I2C_IsAcknowledgeFailed>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e034      	b.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf4:	d028      	beq.n	8004c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bf6:	f7fe fab1 	bl	800315c <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d302      	bcc.n	8004c0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d11d      	bne.n	8004c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c16:	2b80      	cmp	r3, #128	@ 0x80
 8004c18:	d016      	beq.n	8004c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c34:	f043 0220 	orr.w	r2, r3, #32
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e007      	b.n	8004c58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c52:	2b80      	cmp	r3, #128	@ 0x80
 8004c54:	d1c3      	bne.n	8004bde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c6c:	e034      	b.n	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f83e 	bl	8004cf0 <I2C_IsAcknowledgeFailed>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e034      	b.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c84:	d028      	beq.n	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c86:	f7fe fa69 	bl	800315c <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d302      	bcc.n	8004c9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d11d      	bne.n	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d016      	beq.n	8004cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc4:	f043 0220 	orr.w	r2, r3, #32
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e007      	b.n	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	2b04      	cmp	r3, #4
 8004ce4:	d1c3      	bne.n	8004c6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d06:	d11b      	bne.n	8004d40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2c:	f043 0204 	orr.w	r2, r3, #4
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bc80      	pop	{r7}
 8004d4a:	4770      	bx	lr

08004d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e272      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 8087 	beq.w	8004e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d6c:	4b92      	ldr	r3, [pc, #584]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d00c      	beq.n	8004d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d78:	4b8f      	ldr	r3, [pc, #572]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f003 030c 	and.w	r3, r3, #12
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d112      	bne.n	8004daa <HAL_RCC_OscConfig+0x5e>
 8004d84:	4b8c      	ldr	r3, [pc, #560]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d90:	d10b      	bne.n	8004daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d92:	4b89      	ldr	r3, [pc, #548]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d06c      	beq.n	8004e78 <HAL_RCC_OscConfig+0x12c>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d168      	bne.n	8004e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e24c      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db2:	d106      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x76>
 8004db4:	4b80      	ldr	r3, [pc, #512]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a7f      	ldr	r2, [pc, #508]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbe:	6013      	str	r3, [r2, #0]
 8004dc0:	e02e      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCC_OscConfig+0x98>
 8004dca:	4b7b      	ldr	r3, [pc, #492]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a7a      	ldr	r2, [pc, #488]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	4b78      	ldr	r3, [pc, #480]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a77      	ldr	r2, [pc, #476]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ddc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e01d      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCC_OscConfig+0xbc>
 8004dee:	4b72      	ldr	r3, [pc, #456]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a71      	ldr	r2, [pc, #452]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	4b6f      	ldr	r3, [pc, #444]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a6e      	ldr	r2, [pc, #440]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	e00b      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004e08:	4b6b      	ldr	r3, [pc, #428]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a6a      	ldr	r2, [pc, #424]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	4b68      	ldr	r3, [pc, #416]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a67      	ldr	r2, [pc, #412]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d013      	beq.n	8004e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fe f998 	bl	800315c <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7fe f994 	bl	800315c <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	@ 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e200      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	4b5d      	ldr	r3, [pc, #372]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0xe4>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e50:	f7fe f984 	bl	800315c <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e58:	f7fe f980 	bl	800315c <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b64      	cmp	r3, #100	@ 0x64
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e1ec      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	4b53      	ldr	r3, [pc, #332]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0x10c>
 8004e76:	e000      	b.n	8004e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d063      	beq.n	8004f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e86:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e92:	4b49      	ldr	r3, [pc, #292]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f003 030c 	and.w	r3, r3, #12
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d11c      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x18c>
 8004e9e:	4b46      	ldr	r3, [pc, #280]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d116      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eaa:	4b43      	ldr	r3, [pc, #268]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x176>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e1c0      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4939      	ldr	r1, [pc, #228]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed6:	e03a      	b.n	8004f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d020      	beq.n	8004f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ee0:	4b36      	ldr	r3, [pc, #216]	@ (8004fbc <HAL_RCC_OscConfig+0x270>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee6:	f7fe f939 	bl	800315c <HAL_GetTick>
 8004eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eee:	f7fe f935 	bl	800315c <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e1a1      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f00:	4b2d      	ldr	r3, [pc, #180]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4927      	ldr	r1, [pc, #156]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	600b      	str	r3, [r1, #0]
 8004f20:	e015      	b.n	8004f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f22:	4b26      	ldr	r3, [pc, #152]	@ (8004fbc <HAL_RCC_OscConfig+0x270>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f28:	f7fe f918 	bl	800315c <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f30:	f7fe f914 	bl	800315c <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e180      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	4b1d      	ldr	r3, [pc, #116]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d03a      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d019      	beq.n	8004f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f62:	4b17      	ldr	r3, [pc, #92]	@ (8004fc0 <HAL_RCC_OscConfig+0x274>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f68:	f7fe f8f8 	bl	800315c <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f70:	f7fe f8f4 	bl	800315c <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e160      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f82:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0f0      	beq.n	8004f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f8e:	2001      	movs	r0, #1
 8004f90:	f000 face 	bl	8005530 <RCC_Delay>
 8004f94:	e01c      	b.n	8004fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_OscConfig+0x274>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f9c:	f7fe f8de 	bl	800315c <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa2:	e00f      	b.n	8004fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fa4:	f7fe f8da 	bl	800315c <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d908      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e146      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	42420000 	.word	0x42420000
 8004fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fc4:	4b92      	ldr	r3, [pc, #584]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1e9      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 80a6 	beq.w	800512a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe2:	4b8b      	ldr	r3, [pc, #556]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	4b88      	ldr	r3, [pc, #544]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	4a87      	ldr	r2, [pc, #540]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff8:	61d3      	str	r3, [r2, #28]
 8004ffa:	4b85      	ldr	r3, [pc, #532]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005002:	60bb      	str	r3, [r7, #8]
 8005004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005006:	2301      	movs	r3, #1
 8005008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500a:	4b82      	ldr	r3, [pc, #520]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005012:	2b00      	cmp	r3, #0
 8005014:	d118      	bne.n	8005048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005016:	4b7f      	ldr	r3, [pc, #508]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a7e      	ldr	r2, [pc, #504]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800501c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005022:	f7fe f89b 	bl	800315c <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005028:	e008      	b.n	800503c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502a:	f7fe f897 	bl	800315c <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b64      	cmp	r3, #100	@ 0x64
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e103      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503c:	4b75      	ldr	r3, [pc, #468]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0f0      	beq.n	800502a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d106      	bne.n	800505e <HAL_RCC_OscConfig+0x312>
 8005050:	4b6f      	ldr	r3, [pc, #444]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	4a6e      	ldr	r2, [pc, #440]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	6213      	str	r3, [r2, #32]
 800505c:	e02d      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10c      	bne.n	8005080 <HAL_RCC_OscConfig+0x334>
 8005066:	4b6a      	ldr	r3, [pc, #424]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	4a69      	ldr	r2, [pc, #420]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	6213      	str	r3, [r2, #32]
 8005072:	4b67      	ldr	r3, [pc, #412]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	4a66      	ldr	r2, [pc, #408]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	6213      	str	r3, [r2, #32]
 800507e:	e01c      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	2b05      	cmp	r3, #5
 8005086:	d10c      	bne.n	80050a2 <HAL_RCC_OscConfig+0x356>
 8005088:	4b61      	ldr	r3, [pc, #388]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	4a60      	ldr	r2, [pc, #384]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800508e:	f043 0304 	orr.w	r3, r3, #4
 8005092:	6213      	str	r3, [r2, #32]
 8005094:	4b5e      	ldr	r3, [pc, #376]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005096:	6a1b      	ldr	r3, [r3, #32]
 8005098:	4a5d      	ldr	r2, [pc, #372]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800509a:	f043 0301 	orr.w	r3, r3, #1
 800509e:	6213      	str	r3, [r2, #32]
 80050a0:	e00b      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 80050a2:	4b5b      	ldr	r3, [pc, #364]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	4a5a      	ldr	r2, [pc, #360]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050a8:	f023 0301 	bic.w	r3, r3, #1
 80050ac:	6213      	str	r3, [r2, #32]
 80050ae:	4b58      	ldr	r3, [pc, #352]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	4a57      	ldr	r2, [pc, #348]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050b4:	f023 0304 	bic.w	r3, r3, #4
 80050b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d015      	beq.n	80050ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c2:	f7fe f84b 	bl	800315c <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c8:	e00a      	b.n	80050e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ca:	f7fe f847 	bl	800315c <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d8:	4293      	cmp	r3, r2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e0b1      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0ee      	beq.n	80050ca <HAL_RCC_OscConfig+0x37e>
 80050ec:	e014      	b.n	8005118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ee:	f7fe f835 	bl	800315c <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f4:	e00a      	b.n	800510c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f6:	f7fe f831 	bl	800315c <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005104:	4293      	cmp	r3, r2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e09b      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800510c:	4b40      	ldr	r3, [pc, #256]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1ee      	bne.n	80050f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d105      	bne.n	800512a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800511e:	4b3c      	ldr	r3, [pc, #240]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	4a3b      	ldr	r2, [pc, #236]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 8087 	beq.w	8005242 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005134:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f003 030c 	and.w	r3, r3, #12
 800513c:	2b08      	cmp	r3, #8
 800513e:	d061      	beq.n	8005204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d146      	bne.n	80051d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005148:	4b33      	ldr	r3, [pc, #204]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514e:	f7fe f805 	bl	800315c <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005156:	f7fe f801 	bl	800315c <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e06d      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005168:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1f0      	bne.n	8005156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800517c:	d108      	bne.n	8005190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800517e:	4b24      	ldr	r3, [pc, #144]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	4921      	ldr	r1, [pc, #132]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005190:	4b1f      	ldr	r3, [pc, #124]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a19      	ldr	r1, [r3, #32]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	430b      	orrs	r3, r1
 80051a2:	491b      	ldr	r1, [pc, #108]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ae:	f7fd ffd5 	bl	800315c <HAL_GetTick>
 80051b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051b4:	e008      	b.n	80051c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b6:	f7fd ffd1 	bl	800315c <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e03d      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0f0      	beq.n	80051b6 <HAL_RCC_OscConfig+0x46a>
 80051d4:	e035      	b.n	8005242 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b10      	ldr	r3, [pc, #64]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fd ffbe 	bl	800315c <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fd ffba 	bl	800315c <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e026      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f6:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x498>
 8005202:	e01e      	b.n	8005242 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d107      	bne.n	800521c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e019      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
 8005210:	40021000 	.word	0x40021000
 8005214:	40007000 	.word	0x40007000
 8005218:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800521c:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <HAL_RCC_OscConfig+0x500>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	429a      	cmp	r2, r3
 800522e:	d106      	bne.n	800523e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800523a:	429a      	cmp	r2, r3
 800523c:	d001      	beq.n	8005242 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e000      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3718      	adds	r7, #24
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40021000 	.word	0x40021000

08005250 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0d0      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005264:	4b6a      	ldr	r3, [pc, #424]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d910      	bls.n	8005294 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005272:	4b67      	ldr	r3, [pc, #412]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 0207 	bic.w	r2, r3, #7
 800527a:	4965      	ldr	r1, [pc, #404]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	4313      	orrs	r3, r2
 8005280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005282:	4b63      	ldr	r3, [pc, #396]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e0b8      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d020      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d005      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052ac:	4b59      	ldr	r3, [pc, #356]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	4a58      	ldr	r2, [pc, #352]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0308 	and.w	r3, r3, #8
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052c4:	4b53      	ldr	r3, [pc, #332]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	4a52      	ldr	r2, [pc, #328]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80052ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d0:	4b50      	ldr	r3, [pc, #320]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	494d      	ldr	r1, [pc, #308]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d040      	beq.n	8005370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d107      	bne.n	8005306 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052f6:	4b47      	ldr	r3, [pc, #284]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d115      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e07f      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b02      	cmp	r3, #2
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800530e:	4b41      	ldr	r3, [pc, #260]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e073      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800531e:	4b3d      	ldr	r3, [pc, #244]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e06b      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800532e:	4b39      	ldr	r3, [pc, #228]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f023 0203 	bic.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	4936      	ldr	r1, [pc, #216]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 800533c:	4313      	orrs	r3, r2
 800533e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005340:	f7fd ff0c 	bl	800315c <HAL_GetTick>
 8005344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005346:	e00a      	b.n	800535e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005348:	f7fd ff08 	bl	800315c <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005356:	4293      	cmp	r3, r2
 8005358:	d901      	bls.n	800535e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e053      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800535e:	4b2d      	ldr	r3, [pc, #180]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f003 020c 	and.w	r2, r3, #12
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	429a      	cmp	r2, r3
 800536e:	d1eb      	bne.n	8005348 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005370:	4b27      	ldr	r3, [pc, #156]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d210      	bcs.n	80053a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537e:	4b24      	ldr	r3, [pc, #144]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f023 0207 	bic.w	r2, r3, #7
 8005386:	4922      	ldr	r1, [pc, #136]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	4313      	orrs	r3, r2
 800538c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800538e:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0307 	and.w	r3, r3, #7
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	429a      	cmp	r2, r3
 800539a:	d001      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e032      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d008      	beq.n	80053be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053ac:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	4916      	ldr	r1, [pc, #88]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d009      	beq.n	80053de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053ca:	4b12      	ldr	r3, [pc, #72]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	490e      	ldr	r1, [pc, #56]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053de:	f000 f821 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80053e2:	4602      	mov	r2, r0
 80053e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	091b      	lsrs	r3, r3, #4
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	490a      	ldr	r1, [pc, #40]	@ (8005418 <HAL_RCC_ClockConfig+0x1c8>)
 80053f0:	5ccb      	ldrb	r3, [r1, r3]
 80053f2:	fa22 f303 	lsr.w	r3, r2, r3
 80053f6:	4a09      	ldr	r2, [pc, #36]	@ (800541c <HAL_RCC_ClockConfig+0x1cc>)
 80053f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053fa:	4b09      	ldr	r3, [pc, #36]	@ (8005420 <HAL_RCC_ClockConfig+0x1d0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fd fe6a 	bl	80030d8 <HAL_InitTick>

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40022000 	.word	0x40022000
 8005414:	40021000 	.word	0x40021000
 8005418:	0800c69c 	.word	0x0800c69c
 800541c:	20000000 	.word	0x20000000
 8005420:	20000004 	.word	0x20000004

08005424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	2300      	movs	r3, #0
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	2300      	movs	r3, #0
 8005438:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800543a:	2300      	movs	r3, #0
 800543c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800543e:	4b1e      	ldr	r3, [pc, #120]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 030c 	and.w	r3, r3, #12
 800544a:	2b04      	cmp	r3, #4
 800544c:	d002      	beq.n	8005454 <HAL_RCC_GetSysClockFreq+0x30>
 800544e:	2b08      	cmp	r3, #8
 8005450:	d003      	beq.n	800545a <HAL_RCC_GetSysClockFreq+0x36>
 8005452:	e027      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005454:	4b19      	ldr	r3, [pc, #100]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 8005456:	613b      	str	r3, [r7, #16]
      break;
 8005458:	e027      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	0c9b      	lsrs	r3, r3, #18
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	4a17      	ldr	r2, [pc, #92]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005464:	5cd3      	ldrb	r3, [r2, r3]
 8005466:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d010      	beq.n	8005494 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005472:	4b11      	ldr	r3, [pc, #68]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	0c5b      	lsrs	r3, r3, #17
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	4a11      	ldr	r2, [pc, #68]	@ (80054c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800547e:	5cd3      	ldrb	r3, [r2, r3]
 8005480:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a0d      	ldr	r2, [pc, #52]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 8005486:	fb03 f202 	mul.w	r2, r3, r2
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]
 8005492:	e004      	b.n	800549e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a0c      	ldr	r2, [pc, #48]	@ (80054c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005498:	fb02 f303 	mul.w	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	613b      	str	r3, [r7, #16]
      break;
 80054a2:	e002      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80054a4:	4b05      	ldr	r3, [pc, #20]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 80054a6:	613b      	str	r3, [r7, #16]
      break;
 80054a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054aa:	693b      	ldr	r3, [r7, #16]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	371c      	adds	r7, #28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bc80      	pop	{r7}
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40021000 	.word	0x40021000
 80054bc:	007a1200 	.word	0x007a1200
 80054c0:	0800c6b4 	.word	0x0800c6b4
 80054c4:	0800c6c4 	.word	0x0800c6c4
 80054c8:	003d0900 	.word	0x003d0900

080054cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054d0:	4b02      	ldr	r3, [pc, #8]	@ (80054dc <HAL_RCC_GetHCLKFreq+0x10>)
 80054d2:	681b      	ldr	r3, [r3, #0]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr
 80054dc:	20000000 	.word	0x20000000

080054e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054e4:	f7ff fff2 	bl	80054cc <HAL_RCC_GetHCLKFreq>
 80054e8:	4602      	mov	r2, r0
 80054ea:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	0a1b      	lsrs	r3, r3, #8
 80054f0:	f003 0307 	and.w	r3, r3, #7
 80054f4:	4903      	ldr	r1, [pc, #12]	@ (8005504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054f6:	5ccb      	ldrb	r3, [r1, r3]
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021000 	.word	0x40021000
 8005504:	0800c6ac 	.word	0x0800c6ac

08005508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800550c:	f7ff ffde 	bl	80054cc <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	0adb      	lsrs	r3, r3, #11
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4903      	ldr	r1, [pc, #12]	@ (800552c <HAL_RCC_GetPCLK2Freq+0x24>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005524:	4618      	mov	r0, r3
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40021000 	.word	0x40021000
 800552c:	0800c6ac 	.word	0x0800c6ac

08005530 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005538:	4b0a      	ldr	r3, [pc, #40]	@ (8005564 <RCC_Delay+0x34>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a0a      	ldr	r2, [pc, #40]	@ (8005568 <RCC_Delay+0x38>)
 800553e:	fba2 2303 	umull	r2, r3, r2, r3
 8005542:	0a5b      	lsrs	r3, r3, #9
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	fb02 f303 	mul.w	r3, r2, r3
 800554a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800554c:	bf00      	nop
  }
  while (Delay --);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	60fa      	str	r2, [r7, #12]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f9      	bne.n	800554c <RCC_Delay+0x1c>
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr
 8005564:	20000000 	.word	0x20000000
 8005568:	10624dd3 	.word	0x10624dd3

0800556c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	613b      	str	r3, [r7, #16]
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d07d      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005588:	2300      	movs	r3, #0
 800558a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800558c:	4b4f      	ldr	r3, [pc, #316]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800558e:	69db      	ldr	r3, [r3, #28]
 8005590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10d      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005598:	4b4c      	ldr	r3, [pc, #304]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	4a4b      	ldr	r2, [pc, #300]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a2:	61d3      	str	r3, [r2, #28]
 80055a4:	4b49      	ldr	r3, [pc, #292]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b0:	2301      	movs	r3, #1
 80055b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b4:	4b46      	ldr	r3, [pc, #280]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d118      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055c0:	4b43      	ldr	r3, [pc, #268]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a42      	ldr	r2, [pc, #264]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055cc:	f7fd fdc6 	bl	800315c <HAL_GetTick>
 80055d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d2:	e008      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d4:	f7fd fdc2 	bl	800315c <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b64      	cmp	r3, #100	@ 0x64
 80055e0:	d901      	bls.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e06d      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e6:	4b3a      	ldr	r3, [pc, #232]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d0f0      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055f2:	4b36      	ldr	r3, [pc, #216]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d02e      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	429a      	cmp	r2, r3
 800560e:	d027      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005610:	4b2e      	ldr	r3, [pc, #184]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005618:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800561a:	4b2e      	ldr	r3, [pc, #184]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800561c:	2201      	movs	r2, #1
 800561e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005620:	4b2c      	ldr	r3, [pc, #176]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005626:	4a29      	ldr	r2, [pc, #164]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d014      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005636:	f7fd fd91 	bl	800315c <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800563c:	e00a      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563e:	f7fd fd8d 	bl	800315c <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564c:	4293      	cmp	r3, r2
 800564e:	d901      	bls.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e036      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005654:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0ee      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005660:	4b1a      	ldr	r3, [pc, #104]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	4917      	ldr	r1, [pc, #92]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566e:	4313      	orrs	r3, r2
 8005670:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005672:	7dfb      	ldrb	r3, [r7, #23]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d105      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005678:	4b14      	ldr	r3, [pc, #80]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567a:	69db      	ldr	r3, [r3, #28]
 800567c:	4a13      	ldr	r2, [pc, #76]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005682:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005690:	4b0e      	ldr	r3, [pc, #56]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	490b      	ldr	r1, [pc, #44]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0310 	and.w	r3, r3, #16
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d008      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056ae:	4b07      	ldr	r3, [pc, #28]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	4904      	ldr	r1, [pc, #16]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	40021000 	.word	0x40021000
 80056d0:	40007000 	.word	0x40007000
 80056d4:	42420440 	.word	0x42420440

080056d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b088      	sub	sp, #32
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	2300      	movs	r3, #0
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	2300      	movs	r3, #0
 80056f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	2b0f      	cmp	r3, #15
 80056fa:	f200 80af 	bhi.w	800585c <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80056fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005704 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	080057db 	.word	0x080057db
 8005708:	08005841 	.word	0x08005841
 800570c:	0800585d 	.word	0x0800585d
 8005710:	080057cb 	.word	0x080057cb
 8005714:	0800585d 	.word	0x0800585d
 8005718:	0800585d 	.word	0x0800585d
 800571c:	0800585d 	.word	0x0800585d
 8005720:	080057d3 	.word	0x080057d3
 8005724:	0800585d 	.word	0x0800585d
 8005728:	0800585d 	.word	0x0800585d
 800572c:	0800585d 	.word	0x0800585d
 8005730:	0800585d 	.word	0x0800585d
 8005734:	0800585d 	.word	0x0800585d
 8005738:	0800585d 	.word	0x0800585d
 800573c:	0800585d 	.word	0x0800585d
 8005740:	08005745 	.word	0x08005745
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005744:	4b4a      	ldr	r3, [pc, #296]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800574a:	4b49      	ldr	r3, [pc, #292]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 8084 	beq.w	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	0c9b      	lsrs	r3, r3, #18
 800575c:	f003 030f 	and.w	r3, r3, #15
 8005760:	4a44      	ldr	r2, [pc, #272]	@ (8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8005762:	5cd3      	ldrb	r3, [r2, r3]
 8005764:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d015      	beq.n	800579c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005770:	4b3f      	ldr	r3, [pc, #252]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	0c5b      	lsrs	r3, r3, #17
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	4a3f      	ldr	r2, [pc, #252]	@ (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 800577c:	5cd3      	ldrb	r3, [r2, r3]
 800577e:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00d      	beq.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800578a:	4a3c      	ldr	r2, [pc, #240]	@ (800587c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	fb02 f303 	mul.w	r3, r2, r3
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	e004      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	4a38      	ldr	r2, [pc, #224]	@ (8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80057a0:	fb02 f303 	mul.w	r3, r2, r3
 80057a4:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80057a6:	4b32      	ldr	r3, [pc, #200]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057b2:	d102      	bne.n	80057ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80057b8:	e052      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	4a31      	ldr	r2, [pc, #196]	@ (8005884 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 80057c0:	fba2 2303 	umull	r2, r3, r2, r3
 80057c4:	085b      	lsrs	r3, r3, #1
 80057c6:	61bb      	str	r3, [r7, #24]
      break;
 80057c8:	e04a      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80057ca:	f7ff fe2b 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80057ce:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80057d0:	e049      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80057d2:	f7ff fe27 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80057d6:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80057d8:	e045      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80057da:	4b25      	ldr	r3, [pc, #148]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057ea:	d108      	bne.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80057f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057fa:	61bb      	str	r3, [r7, #24]
 80057fc:	e01f      	b.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005808:	d109      	bne.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800580a:	4b19      	ldr	r3, [pc, #100]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800580c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8005816:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800581a:	61bb      	str	r3, [r7, #24]
 800581c:	e00f      	b.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005824:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005828:	d11c      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800582a:	4b11      	ldr	r3, [pc, #68]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d016      	beq.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8005836:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800583a:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800583c:	e012      	b.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800583e:	e011      	b.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005840:	f7ff fe62 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 8005844:	4602      	mov	r2, r0
 8005846:	4b0a      	ldr	r3, [pc, #40]	@ (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	0b9b      	lsrs	r3, r3, #14
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	3301      	adds	r3, #1
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	fbb2 f3f3 	udiv	r3, r2, r3
 8005858:	61bb      	str	r3, [r7, #24]
      break;
 800585a:	e004      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 800585c:	bf00      	nop
 800585e:	e002      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005860:	bf00      	nop
 8005862:	e000      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005864:	bf00      	nop
    }
  }
  return (frequency);
 8005866:	69bb      	ldr	r3, [r7, #24]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3720      	adds	r7, #32
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	40021000 	.word	0x40021000
 8005874:	0800c6c8 	.word	0x0800c6c8
 8005878:	0800c6d8 	.word	0x0800c6d8
 800587c:	007a1200 	.word	0x007a1200
 8005880:	003d0900 	.word	0x003d0900
 8005884:	aaaaaaab 	.word	0xaaaaaaab

08005888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e041      	b.n	800591e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d106      	bne.n	80058b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fd fa86 	bl	8002dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	3304      	adds	r3, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f000 ffae 	bl	8006828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
	...

08005928 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b01      	cmp	r3, #1
 800593a:	d001      	beq.n	8005940 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e03c      	b.n	80059ba <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1d      	ldr	r2, [pc, #116]	@ (80059c4 <HAL_TIM_Base_Start+0x9c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d018      	beq.n	8005984 <HAL_TIM_Base_Start+0x5c>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a1c      	ldr	r2, [pc, #112]	@ (80059c8 <HAL_TIM_Base_Start+0xa0>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d013      	beq.n	8005984 <HAL_TIM_Base_Start+0x5c>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005964:	d00e      	beq.n	8005984 <HAL_TIM_Base_Start+0x5c>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a18      	ldr	r2, [pc, #96]	@ (80059cc <HAL_TIM_Base_Start+0xa4>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d009      	beq.n	8005984 <HAL_TIM_Base_Start+0x5c>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a16      	ldr	r2, [pc, #88]	@ (80059d0 <HAL_TIM_Base_Start+0xa8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d004      	beq.n	8005984 <HAL_TIM_Base_Start+0x5c>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a15      	ldr	r2, [pc, #84]	@ (80059d4 <HAL_TIM_Base_Start+0xac>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d111      	bne.n	80059a8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b06      	cmp	r3, #6
 8005994:	d010      	beq.n	80059b8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0201 	orr.w	r2, r2, #1
 80059a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a6:	e007      	b.n	80059b8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0201 	orr.w	r2, r2, #1
 80059b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	bc80      	pop	{r7}
 80059c2:	4770      	bx	lr
 80059c4:	40012c00 	.word	0x40012c00
 80059c8:	40013400 	.word	0x40013400
 80059cc:	40000400 	.word	0x40000400
 80059d0:	40000800 	.word	0x40000800
 80059d4:	40000c00 	.word	0x40000c00

080059d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d001      	beq.n	80059f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e044      	b.n	8005a7a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a84 <HAL_TIM_Base_Start_IT+0xac>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d018      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x6c>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a1c      	ldr	r2, [pc, #112]	@ (8005a88 <HAL_TIM_Base_Start_IT+0xb0>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d013      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x6c>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a24:	d00e      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x6c>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a18      	ldr	r2, [pc, #96]	@ (8005a8c <HAL_TIM_Base_Start_IT+0xb4>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d009      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x6c>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a16      	ldr	r2, [pc, #88]	@ (8005a90 <HAL_TIM_Base_Start_IT+0xb8>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d004      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x6c>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a15      	ldr	r2, [pc, #84]	@ (8005a94 <HAL_TIM_Base_Start_IT+0xbc>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d111      	bne.n	8005a68 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 0307 	and.w	r3, r3, #7
 8005a4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b06      	cmp	r3, #6
 8005a54:	d010      	beq.n	8005a78 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f042 0201 	orr.w	r2, r2, #1
 8005a64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a66:	e007      	b.n	8005a78 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bc80      	pop	{r7}
 8005a82:	4770      	bx	lr
 8005a84:	40012c00 	.word	0x40012c00
 8005a88:	40013400 	.word	0x40013400
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00

08005a98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e041      	b.n	8005b2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d106      	bne.n	8005ac4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f839 	bl	8005b36 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	f000 fea6 	bl	8006828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3708      	adds	r7, #8
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d109      	bne.n	8005b6c <HAL_TIM_PWM_Start+0x24>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	bf14      	ite	ne
 8005b64:	2301      	movne	r3, #1
 8005b66:	2300      	moveq	r3, #0
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	e022      	b.n	8005bb2 <HAL_TIM_PWM_Start+0x6a>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d109      	bne.n	8005b86 <HAL_TIM_PWM_Start+0x3e>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	bf14      	ite	ne
 8005b7e:	2301      	movne	r3, #1
 8005b80:	2300      	moveq	r3, #0
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	e015      	b.n	8005bb2 <HAL_TIM_PWM_Start+0x6a>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b08      	cmp	r3, #8
 8005b8a:	d109      	bne.n	8005ba0 <HAL_TIM_PWM_Start+0x58>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	bf14      	ite	ne
 8005b98:	2301      	movne	r3, #1
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	e008      	b.n	8005bb2 <HAL_TIM_PWM_Start+0x6a>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	bf14      	ite	ne
 8005bac:	2301      	movne	r3, #1
 8005bae:	2300      	moveq	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e072      	b.n	8005ca0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_PWM_Start+0x82>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bc8:	e013      	b.n	8005bf2 <HAL_TIM_PWM_Start+0xaa>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d104      	bne.n	8005bda <HAL_TIM_PWM_Start+0x92>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bd8:	e00b      	b.n	8005bf2 <HAL_TIM_PWM_Start+0xaa>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b08      	cmp	r3, #8
 8005bde:	d104      	bne.n	8005bea <HAL_TIM_PWM_Start+0xa2>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005be8:	e003      	b.n	8005bf2 <HAL_TIM_PWM_Start+0xaa>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2202      	movs	r2, #2
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	6839      	ldr	r1, [r7, #0]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f001 f9f5 	bl	8006fea <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a28      	ldr	r2, [pc, #160]	@ (8005ca8 <HAL_TIM_PWM_Start+0x160>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d004      	beq.n	8005c14 <HAL_TIM_PWM_Start+0xcc>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a27      	ldr	r2, [pc, #156]	@ (8005cac <HAL_TIM_PWM_Start+0x164>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d101      	bne.n	8005c18 <HAL_TIM_PWM_Start+0xd0>
 8005c14:	2301      	movs	r3, #1
 8005c16:	e000      	b.n	8005c1a <HAL_TIM_PWM_Start+0xd2>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d007      	beq.n	8005c2e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a1d      	ldr	r2, [pc, #116]	@ (8005ca8 <HAL_TIM_PWM_Start+0x160>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d018      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x122>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cac <HAL_TIM_PWM_Start+0x164>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d013      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x122>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c4a:	d00e      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x122>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a17      	ldr	r2, [pc, #92]	@ (8005cb0 <HAL_TIM_PWM_Start+0x168>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d009      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x122>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a16      	ldr	r2, [pc, #88]	@ (8005cb4 <HAL_TIM_PWM_Start+0x16c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d004      	beq.n	8005c6a <HAL_TIM_PWM_Start+0x122>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a14      	ldr	r2, [pc, #80]	@ (8005cb8 <HAL_TIM_PWM_Start+0x170>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d111      	bne.n	8005c8e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f003 0307 	and.w	r3, r3, #7
 8005c74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2b06      	cmp	r3, #6
 8005c7a:	d010      	beq.n	8005c9e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c8c:	e007      	b.n	8005c9e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f042 0201 	orr.w	r2, r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	40012c00 	.word	0x40012c00
 8005cac:	40013400 	.word	0x40013400
 8005cb0:	40000400 	.word	0x40000400
 8005cb4:	40000800 	.word	0x40000800
 8005cb8:	40000c00 	.word	0x40000c00

08005cbc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e041      	b.n	8005d52 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f839 	bl	8005d5a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2202      	movs	r2, #2
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3304      	adds	r3, #4
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	f000 fd94 	bl	8006828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr

08005d6c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d104      	bne.n	8005d86 <HAL_TIM_IC_Start+0x1a>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	e013      	b.n	8005dae <HAL_TIM_IC_Start+0x42>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d104      	bne.n	8005d96 <HAL_TIM_IC_Start+0x2a>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	e00b      	b.n	8005dae <HAL_TIM_IC_Start+0x42>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d104      	bne.n	8005da6 <HAL_TIM_IC_Start+0x3a>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	e003      	b.n	8005dae <HAL_TIM_IC_Start+0x42>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d104      	bne.n	8005dc0 <HAL_TIM_IC_Start+0x54>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	e013      	b.n	8005de8 <HAL_TIM_IC_Start+0x7c>
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d104      	bne.n	8005dd0 <HAL_TIM_IC_Start+0x64>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	e00b      	b.n	8005de8 <HAL_TIM_IC_Start+0x7c>
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b08      	cmp	r3, #8
 8005dd4:	d104      	bne.n	8005de0 <HAL_TIM_IC_Start+0x74>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	e003      	b.n	8005de8 <HAL_TIM_IC_Start+0x7c>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d102      	bne.n	8005df6 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005df0:	7bbb      	ldrb	r3, [r7, #14]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d001      	beq.n	8005dfa <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e077      	b.n	8005eea <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d104      	bne.n	8005e0a <HAL_TIM_IC_Start+0x9e>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e08:	e013      	b.n	8005e32 <HAL_TIM_IC_Start+0xc6>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b04      	cmp	r3, #4
 8005e0e:	d104      	bne.n	8005e1a <HAL_TIM_IC_Start+0xae>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2202      	movs	r2, #2
 8005e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e18:	e00b      	b.n	8005e32 <HAL_TIM_IC_Start+0xc6>
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d104      	bne.n	8005e2a <HAL_TIM_IC_Start+0xbe>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e28:	e003      	b.n	8005e32 <HAL_TIM_IC_Start+0xc6>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d104      	bne.n	8005e42 <HAL_TIM_IC_Start+0xd6>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e40:	e013      	b.n	8005e6a <HAL_TIM_IC_Start+0xfe>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d104      	bne.n	8005e52 <HAL_TIM_IC_Start+0xe6>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e50:	e00b      	b.n	8005e6a <HAL_TIM_IC_Start+0xfe>
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b08      	cmp	r3, #8
 8005e56:	d104      	bne.n	8005e62 <HAL_TIM_IC_Start+0xf6>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e60:	e003      	b.n	8005e6a <HAL_TIM_IC_Start+0xfe>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2202      	movs	r2, #2
 8005e66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	6839      	ldr	r1, [r7, #0]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f001 f8b9 	bl	8006fea <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ef4 <HAL_TIM_IC_Start+0x188>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d018      	beq.n	8005eb4 <HAL_TIM_IC_Start+0x148>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a1c      	ldr	r2, [pc, #112]	@ (8005ef8 <HAL_TIM_IC_Start+0x18c>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d013      	beq.n	8005eb4 <HAL_TIM_IC_Start+0x148>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e94:	d00e      	beq.n	8005eb4 <HAL_TIM_IC_Start+0x148>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a18      	ldr	r2, [pc, #96]	@ (8005efc <HAL_TIM_IC_Start+0x190>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d009      	beq.n	8005eb4 <HAL_TIM_IC_Start+0x148>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a16      	ldr	r2, [pc, #88]	@ (8005f00 <HAL_TIM_IC_Start+0x194>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d004      	beq.n	8005eb4 <HAL_TIM_IC_Start+0x148>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a15      	ldr	r2, [pc, #84]	@ (8005f04 <HAL_TIM_IC_Start+0x198>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d111      	bne.n	8005ed8 <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 0307 	and.w	r3, r3, #7
 8005ebe:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2b06      	cmp	r3, #6
 8005ec4:	d010      	beq.n	8005ee8 <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f042 0201 	orr.w	r2, r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed6:	e007      	b.n	8005ee8 <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0201 	orr.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	40012c00 	.word	0x40012c00
 8005ef8:	40013400 	.word	0x40013400
 8005efc:	40000400 	.word	0x40000400
 8005f00:	40000800 	.word	0x40000800
 8005f04:	40000c00 	.word	0x40000c00

08005f08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f12:	2300      	movs	r3, #0
 8005f14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d104      	bne.n	8005f26 <HAL_TIM_IC_Start_IT+0x1e>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	e013      	b.n	8005f4e <HAL_TIM_IC_Start_IT+0x46>
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d104      	bne.n	8005f36 <HAL_TIM_IC_Start_IT+0x2e>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	e00b      	b.n	8005f4e <HAL_TIM_IC_Start_IT+0x46>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d104      	bne.n	8005f46 <HAL_TIM_IC_Start_IT+0x3e>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	e003      	b.n	8005f4e <HAL_TIM_IC_Start_IT+0x46>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d104      	bne.n	8005f60 <HAL_TIM_IC_Start_IT+0x58>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	e013      	b.n	8005f88 <HAL_TIM_IC_Start_IT+0x80>
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	d104      	bne.n	8005f70 <HAL_TIM_IC_Start_IT+0x68>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	e00b      	b.n	8005f88 <HAL_TIM_IC_Start_IT+0x80>
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	2b08      	cmp	r3, #8
 8005f74:	d104      	bne.n	8005f80 <HAL_TIM_IC_Start_IT+0x78>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	e003      	b.n	8005f88 <HAL_TIM_IC_Start_IT+0x80>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f8a:	7bbb      	ldrb	r3, [r7, #14]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d102      	bne.n	8005f96 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f90:	7b7b      	ldrb	r3, [r7, #13]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d001      	beq.n	8005f9a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e0c2      	b.n	8006120 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d104      	bne.n	8005faa <HAL_TIM_IC_Start_IT+0xa2>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fa8:	e013      	b.n	8005fd2 <HAL_TIM_IC_Start_IT+0xca>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d104      	bne.n	8005fba <HAL_TIM_IC_Start_IT+0xb2>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fb8:	e00b      	b.n	8005fd2 <HAL_TIM_IC_Start_IT+0xca>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d104      	bne.n	8005fca <HAL_TIM_IC_Start_IT+0xc2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc8:	e003      	b.n	8005fd2 <HAL_TIM_IC_Start_IT+0xca>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d104      	bne.n	8005fe2 <HAL_TIM_IC_Start_IT+0xda>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fe0:	e013      	b.n	800600a <HAL_TIM_IC_Start_IT+0x102>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d104      	bne.n	8005ff2 <HAL_TIM_IC_Start_IT+0xea>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ff0:	e00b      	b.n	800600a <HAL_TIM_IC_Start_IT+0x102>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_IC_Start_IT+0xfa>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006000:	e003      	b.n	800600a <HAL_TIM_IC_Start_IT+0x102>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2202      	movs	r2, #2
 8006006:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	2b0c      	cmp	r3, #12
 800600e:	d841      	bhi.n	8006094 <HAL_TIM_IC_Start_IT+0x18c>
 8006010:	a201      	add	r2, pc, #4	@ (adr r2, 8006018 <HAL_TIM_IC_Start_IT+0x110>)
 8006012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006016:	bf00      	nop
 8006018:	0800604d 	.word	0x0800604d
 800601c:	08006095 	.word	0x08006095
 8006020:	08006095 	.word	0x08006095
 8006024:	08006095 	.word	0x08006095
 8006028:	0800605f 	.word	0x0800605f
 800602c:	08006095 	.word	0x08006095
 8006030:	08006095 	.word	0x08006095
 8006034:	08006095 	.word	0x08006095
 8006038:	08006071 	.word	0x08006071
 800603c:	08006095 	.word	0x08006095
 8006040:	08006095 	.word	0x08006095
 8006044:	08006095 	.word	0x08006095
 8006048:	08006083 	.word	0x08006083
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0202 	orr.w	r2, r2, #2
 800605a:	60da      	str	r2, [r3, #12]
      break;
 800605c:	e01d      	b.n	800609a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f042 0204 	orr.w	r2, r2, #4
 800606c:	60da      	str	r2, [r3, #12]
      break;
 800606e:	e014      	b.n	800609a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0208 	orr.w	r2, r2, #8
 800607e:	60da      	str	r2, [r3, #12]
      break;
 8006080:	e00b      	b.n	800609a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f042 0210 	orr.w	r2, r2, #16
 8006090:	60da      	str	r2, [r3, #12]
      break;
 8006092:	e002      	b.n	800609a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
      break;
 8006098:	bf00      	nop
  }

  if (status == HAL_OK)
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d13e      	bne.n	800611e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2201      	movs	r2, #1
 80060a6:	6839      	ldr	r1, [r7, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 ff9e 	bl	8006fea <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006128 <HAL_TIM_IC_Start_IT+0x220>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d018      	beq.n	80060ea <HAL_TIM_IC_Start_IT+0x1e2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a1b      	ldr	r2, [pc, #108]	@ (800612c <HAL_TIM_IC_Start_IT+0x224>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d013      	beq.n	80060ea <HAL_TIM_IC_Start_IT+0x1e2>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ca:	d00e      	beq.n	80060ea <HAL_TIM_IC_Start_IT+0x1e2>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a17      	ldr	r2, [pc, #92]	@ (8006130 <HAL_TIM_IC_Start_IT+0x228>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d009      	beq.n	80060ea <HAL_TIM_IC_Start_IT+0x1e2>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a16      	ldr	r2, [pc, #88]	@ (8006134 <HAL_TIM_IC_Start_IT+0x22c>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d004      	beq.n	80060ea <HAL_TIM_IC_Start_IT+0x1e2>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a14      	ldr	r2, [pc, #80]	@ (8006138 <HAL_TIM_IC_Start_IT+0x230>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d111      	bne.n	800610e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 0307 	and.w	r3, r3, #7
 80060f4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b06      	cmp	r3, #6
 80060fa:	d010      	beq.n	800611e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0201 	orr.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800610c:	e007      	b.n	800611e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0201 	orr.w	r2, r2, #1
 800611c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800611e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40012c00 	.word	0x40012c00
 800612c:	40013400 	.word	0x40013400
 8006130:	40000400 	.word	0x40000400
 8006134:	40000800 	.word	0x40000800
 8006138:	40000c00 	.word	0x40000c00

0800613c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d020      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f003 0302 	and.w	r3, r3, #2
 8006164:	2b00      	cmp	r3, #0
 8006166:	d01b      	beq.n	80061a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f06f 0202 	mvn.w	r2, #2
 8006170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	f003 0303 	and.w	r3, r3, #3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d003      	beq.n	800618e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fb fcb6 	bl	8001af8 <HAL_TIM_IC_CaptureCallback>
 800618c:	e005      	b.n	800619a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fb2e 	bl	80067f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fb34 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	f003 0304 	and.w	r3, r3, #4
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d020      	beq.n	80061ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d01b      	beq.n	80061ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0204 	mvn.w	r2, #4
 80061bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2202      	movs	r2, #2
 80061c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fb fc90 	bl	8001af8 <HAL_TIM_IC_CaptureCallback>
 80061d8:	e005      	b.n	80061e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fb08 	bl	80067f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fb0e 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f003 0308 	and.w	r3, r3, #8
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d020      	beq.n	8006238 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d01b      	beq.n	8006238 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f06f 0208 	mvn.w	r2, #8
 8006208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2204      	movs	r2, #4
 800620e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	f003 0303 	and.w	r3, r3, #3
 800621a:	2b00      	cmp	r3, #0
 800621c:	d003      	beq.n	8006226 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f7fb fc6a 	bl	8001af8 <HAL_TIM_IC_CaptureCallback>
 8006224:	e005      	b.n	8006232 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fae2 	bl	80067f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fae8 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d020      	beq.n	8006284 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b00      	cmp	r3, #0
 800624a:	d01b      	beq.n	8006284 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0210 	mvn.w	r2, #16
 8006254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2208      	movs	r2, #8
 800625a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fb fc44 	bl	8001af8 <HAL_TIM_IC_CaptureCallback>
 8006270:	e005      	b.n	800627e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fabc 	bl	80067f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fac2 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00c      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d007      	beq.n	80062a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0201 	mvn.w	r2, #1
 80062a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fb fc74 	bl	8001b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00c      	beq.n	80062cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 ff29 	bl	800711e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00c      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d007      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 fa92 	bl	8006814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 0320 	and.w	r3, r3, #32
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00c      	beq.n	8006314 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f003 0320 	and.w	r3, r3, #32
 8006300:	2b00      	cmp	r3, #0
 8006302:	d007      	beq.n	8006314 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0220 	mvn.w	r2, #32
 800630c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 fefc 	bl	800710c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006314:	bf00      	nop
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006332:	2b01      	cmp	r3, #1
 8006334:	d101      	bne.n	800633a <HAL_TIM_IC_ConfigChannel+0x1e>
 8006336:	2302      	movs	r3, #2
 8006338:	e088      	b.n	800644c <HAL_TIM_IC_ConfigChannel+0x130>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d11b      	bne.n	8006380 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006358:	f000 fc98 	bl	8006c8c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 020c 	bic.w	r2, r2, #12
 800636a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6999      	ldr	r1, [r3, #24]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	619a      	str	r2, [r3, #24]
 800637e:	e060      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b04      	cmp	r3, #4
 8006384:	d11c      	bne.n	80063c0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006396:	f000 fd0d 	bl	8006db4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	699a      	ldr	r2, [r3, #24]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80063a8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6999      	ldr	r1, [r3, #24]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	021a      	lsls	r2, r3, #8
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	619a      	str	r2, [r3, #24]
 80063be:	e040      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d11b      	bne.n	80063fe <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80063d6:	f000 fd58 	bl	8006e8a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	69da      	ldr	r2, [r3, #28]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 020c 	bic.w	r2, r2, #12
 80063e8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	69d9      	ldr	r1, [r3, #28]
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	61da      	str	r2, [r3, #28]
 80063fc:	e021      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b0c      	cmp	r3, #12
 8006402:	d11c      	bne.n	800643e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006414:	f000 fd74 	bl	8006f00 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69da      	ldr	r2, [r3, #28]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006426:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	69d9      	ldr	r1, [r3, #28]
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	021a      	lsls	r2, r3, #8
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	430a      	orrs	r2, r1
 800643a:	61da      	str	r2, [r3, #28]
 800643c:	e001      	b.n	8006442 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006460:	2300      	movs	r3, #0
 8006462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800646e:	2302      	movs	r3, #2
 8006470:	e0ae      	b.n	80065d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2b0c      	cmp	r3, #12
 800647e:	f200 809f 	bhi.w	80065c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006482:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	080064bd 	.word	0x080064bd
 800648c:	080065c1 	.word	0x080065c1
 8006490:	080065c1 	.word	0x080065c1
 8006494:	080065c1 	.word	0x080065c1
 8006498:	080064fd 	.word	0x080064fd
 800649c:	080065c1 	.word	0x080065c1
 80064a0:	080065c1 	.word	0x080065c1
 80064a4:	080065c1 	.word	0x080065c1
 80064a8:	0800653f 	.word	0x0800653f
 80064ac:	080065c1 	.word	0x080065c1
 80064b0:	080065c1 	.word	0x080065c1
 80064b4:	080065c1 	.word	0x080065c1
 80064b8:	0800657f 	.word	0x0800657f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68b9      	ldr	r1, [r7, #8]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 fa36 	bl	8006934 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0208 	orr.w	r2, r2, #8
 80064d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	699a      	ldr	r2, [r3, #24]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0204 	bic.w	r2, r2, #4
 80064e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6999      	ldr	r1, [r3, #24]
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	691a      	ldr	r2, [r3, #16]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	619a      	str	r2, [r3, #24]
      break;
 80064fa:	e064      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68b9      	ldr	r1, [r7, #8]
 8006502:	4618      	mov	r0, r3
 8006504:	f000 fa86 	bl	8006a14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699a      	ldr	r2, [r3, #24]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6999      	ldr	r1, [r3, #24]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	021a      	lsls	r2, r3, #8
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	619a      	str	r2, [r3, #24]
      break;
 800653c:	e043      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	4618      	mov	r0, r3
 8006546:	f000 fad9 	bl	8006afc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0208 	orr.w	r2, r2, #8
 8006558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69da      	ldr	r2, [r3, #28]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0204 	bic.w	r2, r2, #4
 8006568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	69d9      	ldr	r1, [r3, #28]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	691a      	ldr	r2, [r3, #16]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	61da      	str	r2, [r3, #28]
      break;
 800657c:	e023      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	4618      	mov	r0, r3
 8006586:	f000 fb2d 	bl	8006be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69da      	ldr	r2, [r3, #28]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	69d9      	ldr	r1, [r3, #28]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	021a      	lsls	r2, r3, #8
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	61da      	str	r2, [r3, #28]
      break;
 80065be:	e002      	b.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	75fb      	strb	r3, [r7, #23]
      break;
 80065c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e2:	2300      	movs	r3, #0
 80065e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_TIM_ConfigClockSource+0x1c>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e0b4      	b.n	800675e <HAL_TIM_ConfigClockSource+0x186>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800661a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800662c:	d03e      	beq.n	80066ac <HAL_TIM_ConfigClockSource+0xd4>
 800662e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006632:	f200 8087 	bhi.w	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 8006636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663a:	f000 8086 	beq.w	800674a <HAL_TIM_ConfigClockSource+0x172>
 800663e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006642:	d87f      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 8006644:	2b70      	cmp	r3, #112	@ 0x70
 8006646:	d01a      	beq.n	800667e <HAL_TIM_ConfigClockSource+0xa6>
 8006648:	2b70      	cmp	r3, #112	@ 0x70
 800664a:	d87b      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 800664c:	2b60      	cmp	r3, #96	@ 0x60
 800664e:	d050      	beq.n	80066f2 <HAL_TIM_ConfigClockSource+0x11a>
 8006650:	2b60      	cmp	r3, #96	@ 0x60
 8006652:	d877      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 8006654:	2b50      	cmp	r3, #80	@ 0x50
 8006656:	d03c      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0xfa>
 8006658:	2b50      	cmp	r3, #80	@ 0x50
 800665a:	d873      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 800665c:	2b40      	cmp	r3, #64	@ 0x40
 800665e:	d058      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x13a>
 8006660:	2b40      	cmp	r3, #64	@ 0x40
 8006662:	d86f      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 8006664:	2b30      	cmp	r3, #48	@ 0x30
 8006666:	d064      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0x15a>
 8006668:	2b30      	cmp	r3, #48	@ 0x30
 800666a:	d86b      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 800666c:	2b20      	cmp	r3, #32
 800666e:	d060      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0x15a>
 8006670:	2b20      	cmp	r3, #32
 8006672:	d867      	bhi.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d05c      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0x15a>
 8006678:	2b10      	cmp	r3, #16
 800667a:	d05a      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0x15a>
 800667c:	e062      	b.n	8006744 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800668e:	f000 fc8d 	bl	8006fac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	609a      	str	r2, [r3, #8]
      break;
 80066aa:	e04f      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066bc:	f000 fc76 	bl	8006fac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689a      	ldr	r2, [r3, #8]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066ce:	609a      	str	r2, [r3, #8]
      break;
 80066d0:	e03c      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066de:	461a      	mov	r2, r3
 80066e0:	f000 fb3a 	bl	8006d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2150      	movs	r1, #80	@ 0x50
 80066ea:	4618      	mov	r0, r3
 80066ec:	f000 fc44 	bl	8006f78 <TIM_ITRx_SetConfig>
      break;
 80066f0:	e02c      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066fe:	461a      	mov	r2, r3
 8006700:	f000 fb94 	bl	8006e2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2160      	movs	r1, #96	@ 0x60
 800670a:	4618      	mov	r0, r3
 800670c:	f000 fc34 	bl	8006f78 <TIM_ITRx_SetConfig>
      break;
 8006710:	e01c      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800671e:	461a      	mov	r2, r3
 8006720:	f000 fb1a 	bl	8006d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2140      	movs	r1, #64	@ 0x40
 800672a:	4618      	mov	r0, r3
 800672c:	f000 fc24 	bl	8006f78 <TIM_ITRx_SetConfig>
      break;
 8006730:	e00c      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4619      	mov	r1, r3
 800673c:	4610      	mov	r0, r2
 800673e:	f000 fc1b 	bl	8006f78 <TIM_ITRx_SetConfig>
      break;
 8006742:	e003      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	73fb      	strb	r3, [r7, #15]
      break;
 8006748:	e000      	b.n	800674c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800674a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800675c:	7bfb      	ldrb	r3, [r7, #15]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
	...

08006768 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006772:	2300      	movs	r3, #0
 8006774:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2b0c      	cmp	r3, #12
 800677a:	d831      	bhi.n	80067e0 <HAL_TIM_ReadCapturedValue+0x78>
 800677c:	a201      	add	r2, pc, #4	@ (adr r2, 8006784 <HAL_TIM_ReadCapturedValue+0x1c>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	080067b9 	.word	0x080067b9
 8006788:	080067e1 	.word	0x080067e1
 800678c:	080067e1 	.word	0x080067e1
 8006790:	080067e1 	.word	0x080067e1
 8006794:	080067c3 	.word	0x080067c3
 8006798:	080067e1 	.word	0x080067e1
 800679c:	080067e1 	.word	0x080067e1
 80067a0:	080067e1 	.word	0x080067e1
 80067a4:	080067cd 	.word	0x080067cd
 80067a8:	080067e1 	.word	0x080067e1
 80067ac:	080067e1 	.word	0x080067e1
 80067b0:	080067e1 	.word	0x080067e1
 80067b4:	080067d7 	.word	0x080067d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067be:	60fb      	str	r3, [r7, #12]

      break;
 80067c0:	e00f      	b.n	80067e2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c8:	60fb      	str	r3, [r7, #12]

      break;
 80067ca:	e00a      	b.n	80067e2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d2:	60fb      	str	r3, [r7, #12]

      break;
 80067d4:	e005      	b.n	80067e2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067dc:	60fb      	str	r3, [r7, #12]

      break;
 80067de:	e000      	b.n	80067e2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80067e0:	bf00      	nop
  }

  return tmpreg;
 80067e2:	68fb      	ldr	r3, [r7, #12]
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3714      	adds	r7, #20
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bc80      	pop	{r7}
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop

080067f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bc80      	pop	{r7}
 8006800:	4770      	bx	lr

08006802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	bc80      	pop	{r7}
 8006812:	4770      	bx	lr

08006814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800681c:	bf00      	nop
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	bc80      	pop	{r7}
 8006824:	4770      	bx	lr
	...

08006828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a39      	ldr	r2, [pc, #228]	@ (8006920 <TIM_Base_SetConfig+0xf8>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d013      	beq.n	8006868 <TIM_Base_SetConfig+0x40>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a38      	ldr	r2, [pc, #224]	@ (8006924 <TIM_Base_SetConfig+0xfc>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d00f      	beq.n	8006868 <TIM_Base_SetConfig+0x40>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800684e:	d00b      	beq.n	8006868 <TIM_Base_SetConfig+0x40>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a35      	ldr	r2, [pc, #212]	@ (8006928 <TIM_Base_SetConfig+0x100>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d007      	beq.n	8006868 <TIM_Base_SetConfig+0x40>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a34      	ldr	r2, [pc, #208]	@ (800692c <TIM_Base_SetConfig+0x104>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d003      	beq.n	8006868 <TIM_Base_SetConfig+0x40>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a33      	ldr	r2, [pc, #204]	@ (8006930 <TIM_Base_SetConfig+0x108>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d108      	bne.n	800687a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a28      	ldr	r2, [pc, #160]	@ (8006920 <TIM_Base_SetConfig+0xf8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d013      	beq.n	80068aa <TIM_Base_SetConfig+0x82>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a27      	ldr	r2, [pc, #156]	@ (8006924 <TIM_Base_SetConfig+0xfc>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d00f      	beq.n	80068aa <TIM_Base_SetConfig+0x82>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006890:	d00b      	beq.n	80068aa <TIM_Base_SetConfig+0x82>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a24      	ldr	r2, [pc, #144]	@ (8006928 <TIM_Base_SetConfig+0x100>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d007      	beq.n	80068aa <TIM_Base_SetConfig+0x82>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a23      	ldr	r2, [pc, #140]	@ (800692c <TIM_Base_SetConfig+0x104>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d003      	beq.n	80068aa <TIM_Base_SetConfig+0x82>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a22      	ldr	r2, [pc, #136]	@ (8006930 <TIM_Base_SetConfig+0x108>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d108      	bne.n	80068bc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a0f      	ldr	r2, [pc, #60]	@ (8006920 <TIM_Base_SetConfig+0xf8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d003      	beq.n	80068f0 <TIM_Base_SetConfig+0xc8>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a0e      	ldr	r2, [pc, #56]	@ (8006924 <TIM_Base_SetConfig+0xfc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d103      	bne.n	80068f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	691a      	ldr	r2, [r3, #16]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d005      	beq.n	8006916 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	f023 0201 	bic.w	r2, r3, #1
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	611a      	str	r2, [r3, #16]
  }
}
 8006916:	bf00      	nop
 8006918:	3714      	adds	r7, #20
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr
 8006920:	40012c00 	.word	0x40012c00
 8006924:	40013400 	.word	0x40013400
 8006928:	40000400 	.word	0x40000400
 800692c:	40000800 	.word	0x40000800
 8006930:	40000c00 	.word	0x40000c00

08006934 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006934:	b480      	push	{r7}
 8006936:	b087      	sub	sp, #28
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a1b      	ldr	r3, [r3, #32]
 8006948:	f023 0201 	bic.w	r2, r3, #1
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f023 0303 	bic.w	r3, r3, #3
 800696a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f023 0302 	bic.w	r3, r3, #2
 800697c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	4313      	orrs	r3, r2
 8006986:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a20      	ldr	r2, [pc, #128]	@ (8006a0c <TIM_OC1_SetConfig+0xd8>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d003      	beq.n	8006998 <TIM_OC1_SetConfig+0x64>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a1f      	ldr	r2, [pc, #124]	@ (8006a10 <TIM_OC1_SetConfig+0xdc>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d10c      	bne.n	80069b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f023 0308 	bic.w	r3, r3, #8
 800699e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 0304 	bic.w	r3, r3, #4
 80069b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a15      	ldr	r2, [pc, #84]	@ (8006a0c <TIM_OC1_SetConfig+0xd8>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d003      	beq.n	80069c2 <TIM_OC1_SetConfig+0x8e>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a14      	ldr	r2, [pc, #80]	@ (8006a10 <TIM_OC1_SetConfig+0xdc>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d111      	bne.n	80069e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	4313      	orrs	r3, r2
 80069da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	699b      	ldr	r3, [r3, #24]
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	621a      	str	r2, [r3, #32]
}
 8006a00:	bf00      	nop
 8006a02:	371c      	adds	r7, #28
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bc80      	pop	{r7}
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	40012c00 	.word	0x40012c00
 8006a10:	40013400 	.word	0x40013400

08006a14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a1b      	ldr	r3, [r3, #32]
 8006a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	f023 0210 	bic.w	r2, r3, #16
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	021b      	lsls	r3, r3, #8
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f023 0320 	bic.w	r3, r3, #32
 8006a5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	011b      	lsls	r3, r3, #4
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a21      	ldr	r2, [pc, #132]	@ (8006af4 <TIM_OC2_SetConfig+0xe0>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d003      	beq.n	8006a7c <TIM_OC2_SetConfig+0x68>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a20      	ldr	r2, [pc, #128]	@ (8006af8 <TIM_OC2_SetConfig+0xe4>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d10d      	bne.n	8006a98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	011b      	lsls	r3, r3, #4
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a16      	ldr	r2, [pc, #88]	@ (8006af4 <TIM_OC2_SetConfig+0xe0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d003      	beq.n	8006aa8 <TIM_OC2_SetConfig+0x94>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a15      	ldr	r2, [pc, #84]	@ (8006af8 <TIM_OC2_SetConfig+0xe4>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d113      	bne.n	8006ad0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006aae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	693a      	ldr	r2, [r7, #16]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685a      	ldr	r2, [r3, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	621a      	str	r2, [r3, #32]
}
 8006aea:	bf00      	nop
 8006aec:	371c      	adds	r7, #28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bc80      	pop	{r7}
 8006af2:	4770      	bx	lr
 8006af4:	40012c00 	.word	0x40012c00
 8006af8:	40013400 	.word	0x40013400

08006afc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b087      	sub	sp, #28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	69db      	ldr	r3, [r3, #28]
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0303 	bic.w	r3, r3, #3
 8006b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	021b      	lsls	r3, r3, #8
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a21      	ldr	r2, [pc, #132]	@ (8006bdc <TIM_OC3_SetConfig+0xe0>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d003      	beq.n	8006b62 <TIM_OC3_SetConfig+0x66>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a20      	ldr	r2, [pc, #128]	@ (8006be0 <TIM_OC3_SetConfig+0xe4>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d10d      	bne.n	8006b7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	021b      	lsls	r3, r3, #8
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a16      	ldr	r2, [pc, #88]	@ (8006bdc <TIM_OC3_SetConfig+0xe0>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d003      	beq.n	8006b8e <TIM_OC3_SetConfig+0x92>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a15      	ldr	r2, [pc, #84]	@ (8006be0 <TIM_OC3_SetConfig+0xe4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d113      	bne.n	8006bb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	011b      	lsls	r3, r3, #4
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	621a      	str	r2, [r3, #32]
}
 8006bd0:	bf00      	nop
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc80      	pop	{r7}
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	40012c00 	.word	0x40012c00
 8006be0:	40013400 	.word	0x40013400

08006be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	69db      	ldr	r3, [r3, #28]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	021b      	lsls	r3, r3, #8
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	031b      	lsls	r3, r3, #12
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a11      	ldr	r2, [pc, #68]	@ (8006c84 <TIM_OC4_SetConfig+0xa0>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d003      	beq.n	8006c4c <TIM_OC4_SetConfig+0x68>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a10      	ldr	r2, [pc, #64]	@ (8006c88 <TIM_OC4_SetConfig+0xa4>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d109      	bne.n	8006c60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	019b      	lsls	r3, r3, #6
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	621a      	str	r2, [r3, #32]
}
 8006c7a:	bf00      	nop
 8006c7c:	371c      	adds	r7, #28
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bc80      	pop	{r7}
 8006c82:	4770      	bx	lr
 8006c84:	40012c00 	.word	0x40012c00
 8006c88:	40013400 	.word	0x40013400

08006c8c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b087      	sub	sp, #28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
 8006c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	f023 0201 	bic.w	r2, r3, #1
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	699b      	ldr	r3, [r3, #24]
 8006cb0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4a23      	ldr	r2, [pc, #140]	@ (8006d44 <TIM_TI1_SetConfig+0xb8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d013      	beq.n	8006ce2 <TIM_TI1_SetConfig+0x56>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	4a22      	ldr	r2, [pc, #136]	@ (8006d48 <TIM_TI1_SetConfig+0xbc>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d00f      	beq.n	8006ce2 <TIM_TI1_SetConfig+0x56>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc8:	d00b      	beq.n	8006ce2 <TIM_TI1_SetConfig+0x56>
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8006d4c <TIM_TI1_SetConfig+0xc0>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d007      	beq.n	8006ce2 <TIM_TI1_SetConfig+0x56>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d50 <TIM_TI1_SetConfig+0xc4>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d003      	beq.n	8006ce2 <TIM_TI1_SetConfig+0x56>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d54 <TIM_TI1_SetConfig+0xc8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d101      	bne.n	8006ce6 <TIM_TI1_SetConfig+0x5a>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <TIM_TI1_SetConfig+0x5c>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d008      	beq.n	8006cfe <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	f023 0303 	bic.w	r3, r3, #3
 8006cf2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	e003      	b.n	8006d06 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f043 0301 	orr.w	r3, r3, #1
 8006d04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	f023 030a 	bic.w	r3, r3, #10
 8006d20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	f003 030a 	and.w	r3, r3, #10
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	621a      	str	r2, [r3, #32]
}
 8006d3a:	bf00      	nop
 8006d3c:	371c      	adds	r7, #28
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bc80      	pop	{r7}
 8006d42:	4770      	bx	lr
 8006d44:	40012c00 	.word	0x40012c00
 8006d48:	40013400 	.word	0x40013400
 8006d4c:	40000400 	.word	0x40000400
 8006d50:	40000800 	.word	0x40000800
 8006d54:	40000c00 	.word	0x40000c00

08006d58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b087      	sub	sp, #28
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	f023 0201 	bic.w	r2, r3, #1
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f023 030a 	bic.w	r3, r3, #10
 8006d94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d96:	697a      	ldr	r2, [r7, #20]
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	621a      	str	r2, [r3, #32]
}
 8006daa:	bf00      	nop
 8006dac:	371c      	adds	r7, #28
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bc80      	pop	{r7}
 8006db2:	4770      	bx	lr

08006db4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b087      	sub	sp, #28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
 8006dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f023 0210 	bic.w	r2, r3, #16
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006de0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	021b      	lsls	r3, r3, #8
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	031b      	lsls	r3, r3, #12
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e06:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	011b      	lsls	r3, r3, #4
 8006e0c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	621a      	str	r2, [r3, #32]
}
 8006e22:	bf00      	nop
 8006e24:	371c      	adds	r7, #28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr

08006e2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f023 0210 	bic.w	r2, r3, #16
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	031b      	lsls	r3, r3, #12
 8006e5c:	693a      	ldr	r2, [r7, #16]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	011b      	lsls	r3, r3, #4
 8006e6e:	697a      	ldr	r2, [r7, #20]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	621a      	str	r2, [r3, #32]
}
 8006e80:	bf00      	nop
 8006e82:	371c      	adds	r7, #28
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr

08006e8a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b087      	sub	sp, #28
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	60f8      	str	r0, [r7, #12]
 8006e92:	60b9      	str	r1, [r7, #8]
 8006e94:	607a      	str	r2, [r7, #4]
 8006e96:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f023 0303 	bic.w	r3, r3, #3
 8006eb6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ec6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006eda:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	021b      	lsls	r3, r3, #8
 8006ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	621a      	str	r2, [r3, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bc80      	pop	{r7}
 8006efe:	4770      	bx	lr

08006f00 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b087      	sub	sp, #28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
 8006f0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a1b      	ldr	r3, [r3, #32]
 8006f18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	69db      	ldr	r3, [r3, #28]
 8006f24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f2c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	021b      	lsls	r3, r3, #8
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f3e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	031b      	lsls	r3, r3, #12
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	693a      	ldr	r2, [r7, #16]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f52:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	031b      	lsls	r3, r3, #12
 8006f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	693a      	ldr	r2, [r7, #16]
 8006f66:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	621a      	str	r2, [r3, #32]
}
 8006f6e:	bf00      	nop
 8006f70:	371c      	adds	r7, #28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bc80      	pop	{r7}
 8006f76:	4770      	bx	lr

08006f78 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f8e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	f043 0307 	orr.w	r3, r3, #7
 8006f9a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	609a      	str	r2, [r3, #8]
}
 8006fa2:	bf00      	nop
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bc80      	pop	{r7}
 8006faa:	4770      	bx	lr

08006fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b087      	sub	sp, #28
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
 8006fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	021a      	lsls	r2, r3, #8
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	609a      	str	r2, [r3, #8]
}
 8006fe0:	bf00      	nop
 8006fe2:	371c      	adds	r7, #28
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bc80      	pop	{r7}
 8006fe8:	4770      	bx	lr

08006fea <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fea:	b480      	push	{r7}
 8006fec:	b087      	sub	sp, #28
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	60f8      	str	r0, [r7, #12]
 8006ff2:	60b9      	str	r1, [r7, #8]
 8006ff4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	f003 031f 	and.w	r3, r3, #31
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8007002:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6a1a      	ldr	r2, [r3, #32]
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	43db      	mvns	r3, r3
 800700c:	401a      	ands	r2, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6a1a      	ldr	r2, [r3, #32]
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	f003 031f 	and.w	r3, r3, #31
 800701c:	6879      	ldr	r1, [r7, #4]
 800701e:	fa01 f303 	lsl.w	r3, r1, r3
 8007022:	431a      	orrs	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	621a      	str	r2, [r3, #32]
}
 8007028:	bf00      	nop
 800702a:	371c      	adds	r7, #28
 800702c:	46bd      	mov	sp, r7
 800702e:	bc80      	pop	{r7}
 8007030:	4770      	bx	lr
	...

08007034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007044:	2b01      	cmp	r3, #1
 8007046:	d101      	bne.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007048:	2302      	movs	r3, #2
 800704a:	e050      	b.n	80070ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2202      	movs	r2, #2
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007072:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1b      	ldr	r2, [pc, #108]	@ (80070f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d018      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a19      	ldr	r2, [pc, #100]	@ (80070fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d013      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a2:	d00e      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a15      	ldr	r2, [pc, #84]	@ (8007100 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d009      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a14      	ldr	r2, [pc, #80]	@ (8007104 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d004      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a12      	ldr	r2, [pc, #72]	@ (8007108 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d10c      	bne.n	80070dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bc80      	pop	{r7}
 80070f6:	4770      	bx	lr
 80070f8:	40012c00 	.word	0x40012c00
 80070fc:	40013400 	.word	0x40013400
 8007100:	40000400 	.word	0x40000400
 8007104:	40000800 	.word	0x40000800
 8007108:	40000c00 	.word	0x40000c00

0800710c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007114:	bf00      	nop
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr

0800711e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800711e:	b480      	push	{r7}
 8007120:	b083      	sub	sp, #12
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007126:	bf00      	nop
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	bc80      	pop	{r7}
 800712e:	4770      	bx	lr

08007130 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d101      	bne.n	8007142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e042      	b.n	80071c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d106      	bne.n	800715c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7fb ff1a 	bl	8002f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2224      	movs	r2, #36	@ 0x24
 8007160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68da      	ldr	r2, [r3, #12]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007172:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 fd63 	bl	8007c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	691a      	ldr	r2, [r3, #16]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007188:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	695a      	ldr	r2, [r3, #20]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007198:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	68da      	ldr	r2, [r3, #12]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2220      	movs	r2, #32
 80071bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3708      	adds	r7, #8
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08a      	sub	sp, #40	@ 0x28
 80071d4:	af02      	add	r7, sp, #8
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	603b      	str	r3, [r7, #0]
 80071dc:	4613      	mov	r3, r2
 80071de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b20      	cmp	r3, #32
 80071ee:	d175      	bne.n	80072dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d002      	beq.n	80071fc <HAL_UART_Transmit+0x2c>
 80071f6:	88fb      	ldrh	r3, [r7, #6]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e06e      	b.n	80072de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2221      	movs	r2, #33	@ 0x21
 800720a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800720e:	f7fb ffa5 	bl	800315c <HAL_GetTick>
 8007212:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	88fa      	ldrh	r2, [r7, #6]
 8007218:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	88fa      	ldrh	r2, [r7, #6]
 800721e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007228:	d108      	bne.n	800723c <HAL_UART_Transmit+0x6c>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d104      	bne.n	800723c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007232:	2300      	movs	r3, #0
 8007234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	61bb      	str	r3, [r7, #24]
 800723a:	e003      	b.n	8007244 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007240:	2300      	movs	r3, #0
 8007242:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007244:	e02e      	b.n	80072a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	9300      	str	r3, [sp, #0]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	2200      	movs	r2, #0
 800724e:	2180      	movs	r1, #128	@ 0x80
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 fb01 	bl	8007858 <UART_WaitOnFlagUntilTimeout>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d005      	beq.n	8007268 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e03a      	b.n	80072de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10b      	bne.n	8007286 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	881b      	ldrh	r3, [r3, #0]
 8007272:	461a      	mov	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800727c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	3302      	adds	r3, #2
 8007282:	61bb      	str	r3, [r7, #24]
 8007284:	e007      	b.n	8007296 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	781a      	ldrb	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	3301      	adds	r3, #1
 8007294:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800729a:	b29b      	uxth	r3, r3
 800729c:	3b01      	subs	r3, #1
 800729e:	b29a      	uxth	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1cb      	bne.n	8007246 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2200      	movs	r2, #0
 80072b6:	2140      	movs	r1, #64	@ 0x40
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 facd 	bl	8007858 <UART_WaitOnFlagUntilTimeout>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e006      	b.n	80072de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80072d8:	2300      	movs	r3, #0
 80072da:	e000      	b.n	80072de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80072dc:	2302      	movs	r3, #2
  }
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3720      	adds	r7, #32
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
	...

080072e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b0ba      	sub	sp, #232	@ 0xe8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	695b      	ldr	r3, [r3, #20]
 800730a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800730e:	2300      	movs	r3, #0
 8007310:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007314:	2300      	movs	r3, #0
 8007316:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800731a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800731e:	f003 030f 	and.w	r3, r3, #15
 8007322:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10f      	bne.n	800734e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800732e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007332:	f003 0320 	and.w	r3, r3, #32
 8007336:	2b00      	cmp	r3, #0
 8007338:	d009      	beq.n	800734e <HAL_UART_IRQHandler+0x66>
 800733a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800733e:	f003 0320 	and.w	r3, r3, #32
 8007342:	2b00      	cmp	r3, #0
 8007344:	d003      	beq.n	800734e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 fbbc 	bl	8007ac4 <UART_Receive_IT>
      return;
 800734c:	e25b      	b.n	8007806 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800734e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 80de 	beq.w	8007514 <HAL_UART_IRQHandler+0x22c>
 8007358:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800735c:	f003 0301 	and.w	r3, r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	d106      	bne.n	8007372 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007368:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 80d1 	beq.w	8007514 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00b      	beq.n	8007396 <HAL_UART_IRQHandler+0xae>
 800737e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738e:	f043 0201 	orr.w	r2, r3, #1
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739a:	f003 0304 	and.w	r3, r3, #4
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00b      	beq.n	80073ba <HAL_UART_IRQHandler+0xd2>
 80073a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d005      	beq.n	80073ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b2:	f043 0202 	orr.w	r2, r3, #2
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00b      	beq.n	80073de <HAL_UART_IRQHandler+0xf6>
 80073c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d005      	beq.n	80073de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d6:	f043 0204 	orr.w	r2, r3, #4
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80073de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e2:	f003 0308 	and.w	r3, r3, #8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d011      	beq.n	800740e <HAL_UART_IRQHandler+0x126>
 80073ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d105      	bne.n	8007402 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80073f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d005      	beq.n	800740e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007406:	f043 0208 	orr.w	r2, r3, #8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007412:	2b00      	cmp	r3, #0
 8007414:	f000 81f2 	beq.w	80077fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800741c:	f003 0320 	and.w	r3, r3, #32
 8007420:	2b00      	cmp	r3, #0
 8007422:	d008      	beq.n	8007436 <HAL_UART_IRQHandler+0x14e>
 8007424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007428:	f003 0320 	and.w	r3, r3, #32
 800742c:	2b00      	cmp	r3, #0
 800742e:	d002      	beq.n	8007436 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 fb47 	bl	8007ac4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007440:	2b00      	cmp	r3, #0
 8007442:	bf14      	ite	ne
 8007444:	2301      	movne	r3, #1
 8007446:	2300      	moveq	r3, #0
 8007448:	b2db      	uxtb	r3, r3
 800744a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007452:	f003 0308 	and.w	r3, r3, #8
 8007456:	2b00      	cmp	r3, #0
 8007458:	d103      	bne.n	8007462 <HAL_UART_IRQHandler+0x17a>
 800745a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800745e:	2b00      	cmp	r3, #0
 8007460:	d04f      	beq.n	8007502 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 fa51 	bl	800790a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	695b      	ldr	r3, [r3, #20]
 800746e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	d041      	beq.n	80074fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3314      	adds	r3, #20
 800747c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007484:	e853 3f00 	ldrex	r3, [r3]
 8007488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800748c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3314      	adds	r3, #20
 800749e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80074a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80074a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80074ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80074ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1d9      	bne.n	8007476 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d013      	beq.n	80074f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ce:	4a7e      	ldr	r2, [pc, #504]	@ (80076c8 <HAL_UART_IRQHandler+0x3e0>)
 80074d0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fc fcae 	bl	8003e38 <HAL_DMA_Abort_IT>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d016      	beq.n	8007510 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80074ec:	4610      	mov	r0, r2
 80074ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f0:	e00e      	b.n	8007510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f99c 	bl	8007830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f8:	e00a      	b.n	8007510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f998 	bl	8007830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007500:	e006      	b.n	8007510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f994 	bl	8007830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800750e:	e175      	b.n	80077fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007510:	bf00      	nop
    return;
 8007512:	e173      	b.n	80077fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007518:	2b01      	cmp	r3, #1
 800751a:	f040 814f 	bne.w	80077bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800751e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007522:	f003 0310 	and.w	r3, r3, #16
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 8148 	beq.w	80077bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800752c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007530:	f003 0310 	and.w	r3, r3, #16
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8141 	beq.w	80077bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800753a:	2300      	movs	r3, #0
 800753c:	60bb      	str	r3, [r7, #8]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	60bb      	str	r3, [r7, #8]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	60bb      	str	r3, [r7, #8]
 800754e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800755a:	2b00      	cmp	r3, #0
 800755c:	f000 80b6 	beq.w	80076cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800756c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 8145 	beq.w	8007800 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800757a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800757e:	429a      	cmp	r2, r3
 8007580:	f080 813e 	bcs.w	8007800 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800758a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007590:	699b      	ldr	r3, [r3, #24]
 8007592:	2b20      	cmp	r3, #32
 8007594:	f000 8088 	beq.w	80076a8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	330c      	adds	r3, #12
 800759e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80075a6:	e853 3f00 	ldrex	r3, [r3]
 80075aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80075ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80075b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	330c      	adds	r3, #12
 80075c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80075c4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80075c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80075d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075d4:	e841 2300 	strex	r3, r2, [r1]
 80075d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1d9      	bne.n	8007598 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	3314      	adds	r3, #20
 80075ea:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075ee:	e853 3f00 	ldrex	r3, [r3]
 80075f2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3314      	adds	r3, #20
 8007604:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007608:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800760c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007610:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007614:	e841 2300 	strex	r3, r2, [r1]
 8007618:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800761a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800761c:	2b00      	cmp	r3, #0
 800761e:	d1e1      	bne.n	80075e4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3314      	adds	r3, #20
 8007626:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007628:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800762a:	e853 3f00 	ldrex	r3, [r3]
 800762e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007630:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007632:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007636:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3314      	adds	r3, #20
 8007640:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007644:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007646:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007648:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800764a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800764c:	e841 2300 	strex	r3, r2, [r1]
 8007650:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007652:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1e3      	bne.n	8007620 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2220      	movs	r2, #32
 800765c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	330c      	adds	r3, #12
 800766c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007670:	e853 3f00 	ldrex	r3, [r3]
 8007674:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007678:	f023 0310 	bic.w	r3, r3, #16
 800767c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	330c      	adds	r3, #12
 8007686:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800768a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800768c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007690:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007698:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1e3      	bne.n	8007666 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fc fb8d 	bl	8003dc2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f8bf 	bl	8007842 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076c4:	e09c      	b.n	8007800 <HAL_UART_IRQHandler+0x518>
 80076c6:	bf00      	nop
 80076c8:	080079cf 	.word	0x080079cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 808e 	beq.w	8007804 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80076e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 8089 	beq.w	8007804 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	330c      	adds	r3, #12
 80076f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076fc:	e853 3f00 	ldrex	r3, [r3]
 8007700:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007704:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007708:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007716:	647a      	str	r2, [r7, #68]	@ 0x44
 8007718:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800771c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800771e:	e841 2300 	strex	r3, r2, [r1]
 8007722:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1e3      	bne.n	80076f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3314      	adds	r3, #20
 8007730:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	623b      	str	r3, [r7, #32]
   return(result);
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	f023 0301 	bic.w	r3, r3, #1
 8007740:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3314      	adds	r3, #20
 800774a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800774e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007750:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007752:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007756:	e841 2300 	strex	r3, r2, [r1]
 800775a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800775c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1e3      	bne.n	800772a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2220      	movs	r2, #32
 8007766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	330c      	adds	r3, #12
 8007776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	e853 3f00 	ldrex	r3, [r3]
 800777e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 0310 	bic.w	r3, r3, #16
 8007786:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	330c      	adds	r3, #12
 8007790:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007794:	61fa      	str	r2, [r7, #28]
 8007796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007798:	69b9      	ldr	r1, [r7, #24]
 800779a:	69fa      	ldr	r2, [r7, #28]
 800779c:	e841 2300 	strex	r3, r2, [r1]
 80077a0:	617b      	str	r3, [r7, #20]
   return(result);
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1e3      	bne.n	8007770 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2202      	movs	r2, #2
 80077ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077b2:	4619      	mov	r1, r3
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 f844 	bl	8007842 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80077ba:	e023      	b.n	8007804 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80077bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d009      	beq.n	80077dc <HAL_UART_IRQHandler+0x4f4>
 80077c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d003      	beq.n	80077dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 f90e 	bl	80079f6 <UART_Transmit_IT>
    return;
 80077da:	e014      	b.n	8007806 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00e      	beq.n	8007806 <HAL_UART_IRQHandler+0x51e>
 80077e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d008      	beq.n	8007806 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f94d 	bl	8007a94 <UART_EndTransmit_IT>
    return;
 80077fa:	e004      	b.n	8007806 <HAL_UART_IRQHandler+0x51e>
    return;
 80077fc:	bf00      	nop
 80077fe:	e002      	b.n	8007806 <HAL_UART_IRQHandler+0x51e>
      return;
 8007800:	bf00      	nop
 8007802:	e000      	b.n	8007806 <HAL_UART_IRQHandler+0x51e>
      return;
 8007804:	bf00      	nop
  }
}
 8007806:	37e8      	adds	r7, #232	@ 0xe8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	bc80      	pop	{r7}
 800781c:	4770      	bx	lr

0800781e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800781e:	b480      	push	{r7}
 8007820:	b083      	sub	sp, #12
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	bc80      	pop	{r7}
 800782e:	4770      	bx	lr

08007830 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	bc80      	pop	{r7}
 8007840:	4770      	bx	lr

08007842 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007842:	b480      	push	{r7}
 8007844:	b083      	sub	sp, #12
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	460b      	mov	r3, r1
 800784c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800784e:	bf00      	nop
 8007850:	370c      	adds	r7, #12
 8007852:	46bd      	mov	sp, r7
 8007854:	bc80      	pop	{r7}
 8007856:	4770      	bx	lr

08007858 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	603b      	str	r3, [r7, #0]
 8007864:	4613      	mov	r3, r2
 8007866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007868:	e03b      	b.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800786a:	6a3b      	ldr	r3, [r7, #32]
 800786c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007870:	d037      	beq.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007872:	f7fb fc73 	bl	800315c <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	6a3a      	ldr	r2, [r7, #32]
 800787e:	429a      	cmp	r2, r3
 8007880:	d302      	bcc.n	8007888 <UART_WaitOnFlagUntilTimeout+0x30>
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007888:	2303      	movs	r3, #3
 800788a:	e03a      	b.n	8007902 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f003 0304 	and.w	r3, r3, #4
 8007896:	2b00      	cmp	r3, #0
 8007898:	d023      	beq.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	2b80      	cmp	r3, #128	@ 0x80
 800789e:	d020      	beq.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	2b40      	cmp	r3, #64	@ 0x40
 80078a4:	d01d      	beq.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0308 	and.w	r3, r3, #8
 80078b0:	2b08      	cmp	r3, #8
 80078b2:	d116      	bne.n	80078e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80078b4:	2300      	movs	r3, #0
 80078b6:	617b      	str	r3, [r7, #20]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	617b      	str	r3, [r7, #20]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	617b      	str	r3, [r7, #20]
 80078c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f000 f81d 	bl	800790a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2208      	movs	r2, #8
 80078d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e00f      	b.n	8007902 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	4013      	ands	r3, r2
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	bf0c      	ite	eq
 80078f2:	2301      	moveq	r3, #1
 80078f4:	2300      	movne	r3, #0
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	461a      	mov	r2, r3
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d0b4      	beq.n	800786a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3718      	adds	r7, #24
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800790a:	b480      	push	{r7}
 800790c:	b095      	sub	sp, #84	@ 0x54
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	330c      	adds	r3, #12
 8007918:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800791c:	e853 3f00 	ldrex	r3, [r3]
 8007920:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007924:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007928:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	330c      	adds	r3, #12
 8007930:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007932:	643a      	str	r2, [r7, #64]	@ 0x40
 8007934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007936:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007938:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1e5      	bne.n	8007912 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	3314      	adds	r3, #20
 800794c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6a3b      	ldr	r3, [r7, #32]
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	61fb      	str	r3, [r7, #28]
   return(result);
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	f023 0301 	bic.w	r3, r3, #1
 800795c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	3314      	adds	r3, #20
 8007964:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007966:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007968:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800796c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e5      	bne.n	8007946 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797e:	2b01      	cmp	r3, #1
 8007980:	d119      	bne.n	80079b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	330c      	adds	r3, #12
 8007988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	e853 3f00 	ldrex	r3, [r3]
 8007990:	60bb      	str	r3, [r7, #8]
   return(result);
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f023 0310 	bic.w	r3, r3, #16
 8007998:	647b      	str	r3, [r7, #68]	@ 0x44
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	330c      	adds	r3, #12
 80079a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079a2:	61ba      	str	r2, [r7, #24]
 80079a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a6:	6979      	ldr	r1, [r7, #20]
 80079a8:	69ba      	ldr	r2, [r7, #24]
 80079aa:	e841 2300 	strex	r3, r2, [r1]
 80079ae:	613b      	str	r3, [r7, #16]
   return(result);
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1e5      	bne.n	8007982 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2220      	movs	r2, #32
 80079ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80079c4:	bf00      	nop
 80079c6:	3754      	adds	r7, #84	@ 0x54
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bc80      	pop	{r7}
 80079cc:	4770      	bx	lr

080079ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079ce:	b580      	push	{r7, lr}
 80079d0:	b084      	sub	sp, #16
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f7ff ff21 	bl	8007830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079ee:	bf00      	nop
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b085      	sub	sp, #20
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b21      	cmp	r3, #33	@ 0x21
 8007a08:	d13e      	bne.n	8007a88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a12:	d114      	bne.n	8007a3e <UART_Transmit_IT+0x48>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d110      	bne.n	8007a3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	881b      	ldrh	r3, [r3, #0]
 8007a26:	461a      	mov	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a1b      	ldr	r3, [r3, #32]
 8007a36:	1c9a      	adds	r2, r3, #2
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	621a      	str	r2, [r3, #32]
 8007a3c:	e008      	b.n	8007a50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	1c59      	adds	r1, r3, #1
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	6211      	str	r1, [r2, #32]
 8007a48:	781a      	ldrb	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	3b01      	subs	r3, #1
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10f      	bne.n	8007a84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68da      	ldr	r2, [r3, #12]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68da      	ldr	r2, [r3, #12]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	e000      	b.n	8007a8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a88:	2302      	movs	r3, #2
  }
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc80      	pop	{r7}
 8007a92:	4770      	bx	lr

08007a94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68da      	ldr	r2, [r3, #12]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007aaa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2220      	movs	r2, #32
 8007ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7ff fea9 	bl	800780c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3708      	adds	r7, #8
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b08c      	sub	sp, #48	@ 0x30
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b22      	cmp	r3, #34	@ 0x22
 8007ad6:	f040 80ae 	bne.w	8007c36 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ae2:	d117      	bne.n	8007b14 <UART_Receive_IT+0x50>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d113      	bne.n	8007b14 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007aec:	2300      	movs	r3, #0
 8007aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b06:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0c:	1c9a      	adds	r2, r3, #2
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b12:	e026      	b.n	8007b62 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b26:	d007      	beq.n	8007b38 <UART_Receive_IT+0x74>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d10a      	bne.n	8007b46 <UART_Receive_IT+0x82>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d106      	bne.n	8007b46 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b42:	701a      	strb	r2, [r3, #0]
 8007b44:	e008      	b.n	8007b58 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b52:	b2da      	uxtb	r2, r3
 8007b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b56:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	4619      	mov	r1, r3
 8007b70:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d15d      	bne.n	8007c32 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f022 0220 	bic.w	r2, r2, #32
 8007b84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68da      	ldr	r2, [r3, #12]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695a      	ldr	r2, [r3, #20]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f022 0201 	bic.w	r2, r2, #1
 8007ba4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2220      	movs	r2, #32
 8007baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d135      	bne.n	8007c28 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	330c      	adds	r3, #12
 8007bc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	e853 3f00 	ldrex	r3, [r3]
 8007bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	f023 0310 	bic.w	r3, r3, #16
 8007bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	330c      	adds	r3, #12
 8007be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007be2:	623a      	str	r2, [r7, #32]
 8007be4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be6:	69f9      	ldr	r1, [r7, #28]
 8007be8:	6a3a      	ldr	r2, [r7, #32]
 8007bea:	e841 2300 	strex	r3, r2, [r1]
 8007bee:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1e5      	bne.n	8007bc2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f003 0310 	and.w	r3, r3, #16
 8007c00:	2b10      	cmp	r3, #16
 8007c02:	d10a      	bne.n	8007c1a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	60fb      	str	r3, [r7, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	60fb      	str	r3, [r7, #12]
 8007c18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007c1e:	4619      	mov	r1, r3
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f7ff fe0e 	bl	8007842 <HAL_UARTEx_RxEventCallback>
 8007c26:	e002      	b.n	8007c2e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f7ff fdf8 	bl	800781e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e002      	b.n	8007c38 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	e000      	b.n	8007c38 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007c36:	2302      	movs	r3, #2
  }
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3730      	adds	r7, #48	@ 0x30
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	430a      	orrs	r2, r1
 8007c5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	431a      	orrs	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007c7a:	f023 030c 	bic.w	r3, r3, #12
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6812      	ldr	r2, [r2, #0]
 8007c82:	68b9      	ldr	r1, [r7, #8]
 8007c84:	430b      	orrs	r3, r1
 8007c86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	695b      	ldr	r3, [r3, #20]
 8007c8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	699a      	ldr	r2, [r3, #24]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8007d54 <UART_SetConfig+0x114>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d103      	bne.n	8007cb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007ca8:	f7fd fc2e 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 8007cac:	60f8      	str	r0, [r7, #12]
 8007cae:	e002      	b.n	8007cb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007cb0:	f7fd fc16 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 8007cb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009a      	lsls	r2, r3, #2
 8007cc0:	441a      	add	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ccc:	4a22      	ldr	r2, [pc, #136]	@ (8007d58 <UART_SetConfig+0x118>)
 8007cce:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd2:	095b      	lsrs	r3, r3, #5
 8007cd4:	0119      	lsls	r1, r3, #4
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	009a      	lsls	r2, r3, #2
 8007ce0:	441a      	add	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007cec:	4b1a      	ldr	r3, [pc, #104]	@ (8007d58 <UART_SetConfig+0x118>)
 8007cee:	fba3 0302 	umull	r0, r3, r3, r2
 8007cf2:	095b      	lsrs	r3, r3, #5
 8007cf4:	2064      	movs	r0, #100	@ 0x64
 8007cf6:	fb00 f303 	mul.w	r3, r0, r3
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	3332      	adds	r3, #50	@ 0x32
 8007d00:	4a15      	ldr	r2, [pc, #84]	@ (8007d58 <UART_SetConfig+0x118>)
 8007d02:	fba2 2303 	umull	r2, r3, r2, r3
 8007d06:	095b      	lsrs	r3, r3, #5
 8007d08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d0c:	4419      	add	r1, r3
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	4613      	mov	r3, r2
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	4413      	add	r3, r2
 8007d16:	009a      	lsls	r2, r3, #2
 8007d18:	441a      	add	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d24:	4b0c      	ldr	r3, [pc, #48]	@ (8007d58 <UART_SetConfig+0x118>)
 8007d26:	fba3 0302 	umull	r0, r3, r3, r2
 8007d2a:	095b      	lsrs	r3, r3, #5
 8007d2c:	2064      	movs	r0, #100	@ 0x64
 8007d2e:	fb00 f303 	mul.w	r3, r0, r3
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	011b      	lsls	r3, r3, #4
 8007d36:	3332      	adds	r3, #50	@ 0x32
 8007d38:	4a07      	ldr	r2, [pc, #28]	@ (8007d58 <UART_SetConfig+0x118>)
 8007d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d3e:	095b      	lsrs	r3, r3, #5
 8007d40:	f003 020f 	and.w	r2, r3, #15
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	440a      	add	r2, r1
 8007d4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007d4c:	bf00      	nop
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	40013800 	.word	0x40013800
 8007d58:	51eb851f 	.word	0x51eb851f

08007d5c <__cvt>:
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d62:	461d      	mov	r5, r3
 8007d64:	bfbb      	ittet	lt
 8007d66:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007d6a:	461d      	movlt	r5, r3
 8007d6c:	2300      	movge	r3, #0
 8007d6e:	232d      	movlt	r3, #45	@ 0x2d
 8007d70:	b088      	sub	sp, #32
 8007d72:	4614      	mov	r4, r2
 8007d74:	bfb8      	it	lt
 8007d76:	4614      	movlt	r4, r2
 8007d78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d7a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007d7c:	7013      	strb	r3, [r2, #0]
 8007d7e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d80:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007d84:	f023 0820 	bic.w	r8, r3, #32
 8007d88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d8c:	d005      	beq.n	8007d9a <__cvt+0x3e>
 8007d8e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d92:	d100      	bne.n	8007d96 <__cvt+0x3a>
 8007d94:	3601      	adds	r6, #1
 8007d96:	2302      	movs	r3, #2
 8007d98:	e000      	b.n	8007d9c <__cvt+0x40>
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	aa07      	add	r2, sp, #28
 8007d9e:	9204      	str	r2, [sp, #16]
 8007da0:	aa06      	add	r2, sp, #24
 8007da2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007da6:	e9cd 3600 	strd	r3, r6, [sp]
 8007daa:	4622      	mov	r2, r4
 8007dac:	462b      	mov	r3, r5
 8007dae:	f001 f88b 	bl	8008ec8 <_dtoa_r>
 8007db2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007db6:	4607      	mov	r7, r0
 8007db8:	d119      	bne.n	8007dee <__cvt+0x92>
 8007dba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dbc:	07db      	lsls	r3, r3, #31
 8007dbe:	d50e      	bpl.n	8007dde <__cvt+0x82>
 8007dc0:	eb00 0906 	add.w	r9, r0, r6
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	4620      	mov	r0, r4
 8007dca:	4629      	mov	r1, r5
 8007dcc:	f7f8 ff0c 	bl	8000be8 <__aeabi_dcmpeq>
 8007dd0:	b108      	cbz	r0, 8007dd6 <__cvt+0x7a>
 8007dd2:	f8cd 901c 	str.w	r9, [sp, #28]
 8007dd6:	2230      	movs	r2, #48	@ 0x30
 8007dd8:	9b07      	ldr	r3, [sp, #28]
 8007dda:	454b      	cmp	r3, r9
 8007ddc:	d31e      	bcc.n	8007e1c <__cvt+0xc0>
 8007dde:	4638      	mov	r0, r7
 8007de0:	9b07      	ldr	r3, [sp, #28]
 8007de2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007de4:	1bdb      	subs	r3, r3, r7
 8007de6:	6013      	str	r3, [r2, #0]
 8007de8:	b008      	add	sp, #32
 8007dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007df2:	eb00 0906 	add.w	r9, r0, r6
 8007df6:	d1e5      	bne.n	8007dc4 <__cvt+0x68>
 8007df8:	7803      	ldrb	r3, [r0, #0]
 8007dfa:	2b30      	cmp	r3, #48	@ 0x30
 8007dfc:	d10a      	bne.n	8007e14 <__cvt+0xb8>
 8007dfe:	2200      	movs	r2, #0
 8007e00:	2300      	movs	r3, #0
 8007e02:	4620      	mov	r0, r4
 8007e04:	4629      	mov	r1, r5
 8007e06:	f7f8 feef 	bl	8000be8 <__aeabi_dcmpeq>
 8007e0a:	b918      	cbnz	r0, 8007e14 <__cvt+0xb8>
 8007e0c:	f1c6 0601 	rsb	r6, r6, #1
 8007e10:	f8ca 6000 	str.w	r6, [sl]
 8007e14:	f8da 3000 	ldr.w	r3, [sl]
 8007e18:	4499      	add	r9, r3
 8007e1a:	e7d3      	b.n	8007dc4 <__cvt+0x68>
 8007e1c:	1c59      	adds	r1, r3, #1
 8007e1e:	9107      	str	r1, [sp, #28]
 8007e20:	701a      	strb	r2, [r3, #0]
 8007e22:	e7d9      	b.n	8007dd8 <__cvt+0x7c>

08007e24 <__exponent>:
 8007e24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e26:	2900      	cmp	r1, #0
 8007e28:	bfb6      	itet	lt
 8007e2a:	232d      	movlt	r3, #45	@ 0x2d
 8007e2c:	232b      	movge	r3, #43	@ 0x2b
 8007e2e:	4249      	neglt	r1, r1
 8007e30:	2909      	cmp	r1, #9
 8007e32:	7002      	strb	r2, [r0, #0]
 8007e34:	7043      	strb	r3, [r0, #1]
 8007e36:	dd29      	ble.n	8007e8c <__exponent+0x68>
 8007e38:	f10d 0307 	add.w	r3, sp, #7
 8007e3c:	461d      	mov	r5, r3
 8007e3e:	270a      	movs	r7, #10
 8007e40:	fbb1 f6f7 	udiv	r6, r1, r7
 8007e44:	461a      	mov	r2, r3
 8007e46:	fb07 1416 	mls	r4, r7, r6, r1
 8007e4a:	3430      	adds	r4, #48	@ 0x30
 8007e4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007e50:	460c      	mov	r4, r1
 8007e52:	2c63      	cmp	r4, #99	@ 0x63
 8007e54:	4631      	mov	r1, r6
 8007e56:	f103 33ff 	add.w	r3, r3, #4294967295
 8007e5a:	dcf1      	bgt.n	8007e40 <__exponent+0x1c>
 8007e5c:	3130      	adds	r1, #48	@ 0x30
 8007e5e:	1e94      	subs	r4, r2, #2
 8007e60:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007e64:	4623      	mov	r3, r4
 8007e66:	1c41      	adds	r1, r0, #1
 8007e68:	42ab      	cmp	r3, r5
 8007e6a:	d30a      	bcc.n	8007e82 <__exponent+0x5e>
 8007e6c:	f10d 0309 	add.w	r3, sp, #9
 8007e70:	1a9b      	subs	r3, r3, r2
 8007e72:	42ac      	cmp	r4, r5
 8007e74:	bf88      	it	hi
 8007e76:	2300      	movhi	r3, #0
 8007e78:	3302      	adds	r3, #2
 8007e7a:	4403      	add	r3, r0
 8007e7c:	1a18      	subs	r0, r3, r0
 8007e7e:	b003      	add	sp, #12
 8007e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e82:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e86:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e8a:	e7ed      	b.n	8007e68 <__exponent+0x44>
 8007e8c:	2330      	movs	r3, #48	@ 0x30
 8007e8e:	3130      	adds	r1, #48	@ 0x30
 8007e90:	7083      	strb	r3, [r0, #2]
 8007e92:	70c1      	strb	r1, [r0, #3]
 8007e94:	1d03      	adds	r3, r0, #4
 8007e96:	e7f1      	b.n	8007e7c <__exponent+0x58>

08007e98 <_printf_float>:
 8007e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9c:	b091      	sub	sp, #68	@ 0x44
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007ea4:	4616      	mov	r6, r2
 8007ea6:	461f      	mov	r7, r3
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	f000 feeb 	bl	8008c84 <_localeconv_r>
 8007eae:	6803      	ldr	r3, [r0, #0]
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	9308      	str	r3, [sp, #32]
 8007eb4:	f7f8 f9b8 	bl	8000228 <strlen>
 8007eb8:	2300      	movs	r3, #0
 8007eba:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8007ec0:	9009      	str	r0, [sp, #36]	@ 0x24
 8007ec2:	3307      	adds	r3, #7
 8007ec4:	f023 0307 	bic.w	r3, r3, #7
 8007ec8:	f103 0208 	add.w	r2, r3, #8
 8007ecc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ed0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ed4:	f8c8 2000 	str.w	r2, [r8]
 8007ed8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007edc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007ee0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ee2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007eee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007ef2:	4b9c      	ldr	r3, [pc, #624]	@ (8008164 <_printf_float+0x2cc>)
 8007ef4:	f7f8 feaa 	bl	8000c4c <__aeabi_dcmpun>
 8007ef8:	bb70      	cbnz	r0, 8007f58 <_printf_float+0xc0>
 8007efa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007efe:	f04f 32ff 	mov.w	r2, #4294967295
 8007f02:	4b98      	ldr	r3, [pc, #608]	@ (8008164 <_printf_float+0x2cc>)
 8007f04:	f7f8 fe84 	bl	8000c10 <__aeabi_dcmple>
 8007f08:	bb30      	cbnz	r0, 8007f58 <_printf_float+0xc0>
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	4640      	mov	r0, r8
 8007f10:	4649      	mov	r1, r9
 8007f12:	f7f8 fe73 	bl	8000bfc <__aeabi_dcmplt>
 8007f16:	b110      	cbz	r0, 8007f1e <_printf_float+0x86>
 8007f18:	232d      	movs	r3, #45	@ 0x2d
 8007f1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f1e:	4a92      	ldr	r2, [pc, #584]	@ (8008168 <_printf_float+0x2d0>)
 8007f20:	4b92      	ldr	r3, [pc, #584]	@ (800816c <_printf_float+0x2d4>)
 8007f22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007f26:	bf8c      	ite	hi
 8007f28:	4690      	movhi	r8, r2
 8007f2a:	4698      	movls	r8, r3
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	f04f 0900 	mov.w	r9, #0
 8007f32:	6123      	str	r3, [r4, #16]
 8007f34:	f02b 0304 	bic.w	r3, fp, #4
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	4633      	mov	r3, r6
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	4628      	mov	r0, r5
 8007f40:	9700      	str	r7, [sp, #0]
 8007f42:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007f44:	f000 f9d4 	bl	80082f0 <_printf_common>
 8007f48:	3001      	adds	r0, #1
 8007f4a:	f040 8090 	bne.w	800806e <_printf_float+0x1d6>
 8007f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f52:	b011      	add	sp, #68	@ 0x44
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	4642      	mov	r2, r8
 8007f5a:	464b      	mov	r3, r9
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 fe74 	bl	8000c4c <__aeabi_dcmpun>
 8007f64:	b148      	cbz	r0, 8007f7a <_printf_float+0xe2>
 8007f66:	464b      	mov	r3, r9
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	bfb8      	it	lt
 8007f6c:	232d      	movlt	r3, #45	@ 0x2d
 8007f6e:	4a80      	ldr	r2, [pc, #512]	@ (8008170 <_printf_float+0x2d8>)
 8007f70:	bfb8      	it	lt
 8007f72:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007f76:	4b7f      	ldr	r3, [pc, #508]	@ (8008174 <_printf_float+0x2dc>)
 8007f78:	e7d3      	b.n	8007f22 <_printf_float+0x8a>
 8007f7a:	6863      	ldr	r3, [r4, #4]
 8007f7c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	d13f      	bne.n	8008004 <_printf_float+0x16c>
 8007f84:	2306      	movs	r3, #6
 8007f86:	6063      	str	r3, [r4, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007f8e:	6023      	str	r3, [r4, #0]
 8007f90:	9206      	str	r2, [sp, #24]
 8007f92:	aa0e      	add	r2, sp, #56	@ 0x38
 8007f94:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007f98:	aa0d      	add	r2, sp, #52	@ 0x34
 8007f9a:	9203      	str	r2, [sp, #12]
 8007f9c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007fa0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007fa4:	6863      	ldr	r3, [r4, #4]
 8007fa6:	4642      	mov	r2, r8
 8007fa8:	9300      	str	r3, [sp, #0]
 8007faa:	4628      	mov	r0, r5
 8007fac:	464b      	mov	r3, r9
 8007fae:	910a      	str	r1, [sp, #40]	@ 0x28
 8007fb0:	f7ff fed4 	bl	8007d5c <__cvt>
 8007fb4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007fb6:	4680      	mov	r8, r0
 8007fb8:	2947      	cmp	r1, #71	@ 0x47
 8007fba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007fbc:	d128      	bne.n	8008010 <_printf_float+0x178>
 8007fbe:	1cc8      	adds	r0, r1, #3
 8007fc0:	db02      	blt.n	8007fc8 <_printf_float+0x130>
 8007fc2:	6863      	ldr	r3, [r4, #4]
 8007fc4:	4299      	cmp	r1, r3
 8007fc6:	dd40      	ble.n	800804a <_printf_float+0x1b2>
 8007fc8:	f1aa 0a02 	sub.w	sl, sl, #2
 8007fcc:	fa5f fa8a 	uxtb.w	sl, sl
 8007fd0:	4652      	mov	r2, sl
 8007fd2:	3901      	subs	r1, #1
 8007fd4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007fd8:	910d      	str	r1, [sp, #52]	@ 0x34
 8007fda:	f7ff ff23 	bl	8007e24 <__exponent>
 8007fde:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fe0:	4681      	mov	r9, r0
 8007fe2:	1813      	adds	r3, r2, r0
 8007fe4:	2a01      	cmp	r2, #1
 8007fe6:	6123      	str	r3, [r4, #16]
 8007fe8:	dc02      	bgt.n	8007ff0 <_printf_float+0x158>
 8007fea:	6822      	ldr	r2, [r4, #0]
 8007fec:	07d2      	lsls	r2, r2, #31
 8007fee:	d501      	bpl.n	8007ff4 <_printf_float+0x15c>
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	6123      	str	r3, [r4, #16]
 8007ff4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d09e      	beq.n	8007f3a <_printf_float+0xa2>
 8007ffc:	232d      	movs	r3, #45	@ 0x2d
 8007ffe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008002:	e79a      	b.n	8007f3a <_printf_float+0xa2>
 8008004:	2947      	cmp	r1, #71	@ 0x47
 8008006:	d1bf      	bne.n	8007f88 <_printf_float+0xf0>
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1bd      	bne.n	8007f88 <_printf_float+0xf0>
 800800c:	2301      	movs	r3, #1
 800800e:	e7ba      	b.n	8007f86 <_printf_float+0xee>
 8008010:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008014:	d9dc      	bls.n	8007fd0 <_printf_float+0x138>
 8008016:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800801a:	d118      	bne.n	800804e <_printf_float+0x1b6>
 800801c:	2900      	cmp	r1, #0
 800801e:	6863      	ldr	r3, [r4, #4]
 8008020:	dd0b      	ble.n	800803a <_printf_float+0x1a2>
 8008022:	6121      	str	r1, [r4, #16]
 8008024:	b913      	cbnz	r3, 800802c <_printf_float+0x194>
 8008026:	6822      	ldr	r2, [r4, #0]
 8008028:	07d0      	lsls	r0, r2, #31
 800802a:	d502      	bpl.n	8008032 <_printf_float+0x19a>
 800802c:	3301      	adds	r3, #1
 800802e:	440b      	add	r3, r1
 8008030:	6123      	str	r3, [r4, #16]
 8008032:	f04f 0900 	mov.w	r9, #0
 8008036:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008038:	e7dc      	b.n	8007ff4 <_printf_float+0x15c>
 800803a:	b913      	cbnz	r3, 8008042 <_printf_float+0x1aa>
 800803c:	6822      	ldr	r2, [r4, #0]
 800803e:	07d2      	lsls	r2, r2, #31
 8008040:	d501      	bpl.n	8008046 <_printf_float+0x1ae>
 8008042:	3302      	adds	r3, #2
 8008044:	e7f4      	b.n	8008030 <_printf_float+0x198>
 8008046:	2301      	movs	r3, #1
 8008048:	e7f2      	b.n	8008030 <_printf_float+0x198>
 800804a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800804e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008050:	4299      	cmp	r1, r3
 8008052:	db05      	blt.n	8008060 <_printf_float+0x1c8>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	6121      	str	r1, [r4, #16]
 8008058:	07d8      	lsls	r0, r3, #31
 800805a:	d5ea      	bpl.n	8008032 <_printf_float+0x19a>
 800805c:	1c4b      	adds	r3, r1, #1
 800805e:	e7e7      	b.n	8008030 <_printf_float+0x198>
 8008060:	2900      	cmp	r1, #0
 8008062:	bfcc      	ite	gt
 8008064:	2201      	movgt	r2, #1
 8008066:	f1c1 0202 	rsble	r2, r1, #2
 800806a:	4413      	add	r3, r2
 800806c:	e7e0      	b.n	8008030 <_printf_float+0x198>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	055a      	lsls	r2, r3, #21
 8008072:	d407      	bmi.n	8008084 <_printf_float+0x1ec>
 8008074:	6923      	ldr	r3, [r4, #16]
 8008076:	4642      	mov	r2, r8
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	d12b      	bne.n	80080da <_printf_float+0x242>
 8008082:	e764      	b.n	8007f4e <_printf_float+0xb6>
 8008084:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008088:	f240 80dc 	bls.w	8008244 <_printf_float+0x3ac>
 800808c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008090:	2200      	movs	r2, #0
 8008092:	2300      	movs	r3, #0
 8008094:	f7f8 fda8 	bl	8000be8 <__aeabi_dcmpeq>
 8008098:	2800      	cmp	r0, #0
 800809a:	d033      	beq.n	8008104 <_printf_float+0x26c>
 800809c:	2301      	movs	r3, #1
 800809e:	4631      	mov	r1, r6
 80080a0:	4628      	mov	r0, r5
 80080a2:	4a35      	ldr	r2, [pc, #212]	@ (8008178 <_printf_float+0x2e0>)
 80080a4:	47b8      	blx	r7
 80080a6:	3001      	adds	r0, #1
 80080a8:	f43f af51 	beq.w	8007f4e <_printf_float+0xb6>
 80080ac:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80080b0:	4543      	cmp	r3, r8
 80080b2:	db02      	blt.n	80080ba <_printf_float+0x222>
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	07d8      	lsls	r0, r3, #31
 80080b8:	d50f      	bpl.n	80080da <_printf_float+0x242>
 80080ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80080be:	4631      	mov	r1, r6
 80080c0:	4628      	mov	r0, r5
 80080c2:	47b8      	blx	r7
 80080c4:	3001      	adds	r0, #1
 80080c6:	f43f af42 	beq.w	8007f4e <_printf_float+0xb6>
 80080ca:	f04f 0900 	mov.w	r9, #0
 80080ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80080d2:	f104 0a1a 	add.w	sl, r4, #26
 80080d6:	45c8      	cmp	r8, r9
 80080d8:	dc09      	bgt.n	80080ee <_printf_float+0x256>
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	079b      	lsls	r3, r3, #30
 80080de:	f100 8102 	bmi.w	80082e6 <_printf_float+0x44e>
 80080e2:	68e0      	ldr	r0, [r4, #12]
 80080e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080e6:	4298      	cmp	r0, r3
 80080e8:	bfb8      	it	lt
 80080ea:	4618      	movlt	r0, r3
 80080ec:	e731      	b.n	8007f52 <_printf_float+0xba>
 80080ee:	2301      	movs	r3, #1
 80080f0:	4652      	mov	r2, sl
 80080f2:	4631      	mov	r1, r6
 80080f4:	4628      	mov	r0, r5
 80080f6:	47b8      	blx	r7
 80080f8:	3001      	adds	r0, #1
 80080fa:	f43f af28 	beq.w	8007f4e <_printf_float+0xb6>
 80080fe:	f109 0901 	add.w	r9, r9, #1
 8008102:	e7e8      	b.n	80080d6 <_printf_float+0x23e>
 8008104:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008106:	2b00      	cmp	r3, #0
 8008108:	dc38      	bgt.n	800817c <_printf_float+0x2e4>
 800810a:	2301      	movs	r3, #1
 800810c:	4631      	mov	r1, r6
 800810e:	4628      	mov	r0, r5
 8008110:	4a19      	ldr	r2, [pc, #100]	@ (8008178 <_printf_float+0x2e0>)
 8008112:	47b8      	blx	r7
 8008114:	3001      	adds	r0, #1
 8008116:	f43f af1a 	beq.w	8007f4e <_printf_float+0xb6>
 800811a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800811e:	ea59 0303 	orrs.w	r3, r9, r3
 8008122:	d102      	bne.n	800812a <_printf_float+0x292>
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	07d9      	lsls	r1, r3, #31
 8008128:	d5d7      	bpl.n	80080da <_printf_float+0x242>
 800812a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800812e:	4631      	mov	r1, r6
 8008130:	4628      	mov	r0, r5
 8008132:	47b8      	blx	r7
 8008134:	3001      	adds	r0, #1
 8008136:	f43f af0a 	beq.w	8007f4e <_printf_float+0xb6>
 800813a:	f04f 0a00 	mov.w	sl, #0
 800813e:	f104 0b1a 	add.w	fp, r4, #26
 8008142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008144:	425b      	negs	r3, r3
 8008146:	4553      	cmp	r3, sl
 8008148:	dc01      	bgt.n	800814e <_printf_float+0x2b6>
 800814a:	464b      	mov	r3, r9
 800814c:	e793      	b.n	8008076 <_printf_float+0x1de>
 800814e:	2301      	movs	r3, #1
 8008150:	465a      	mov	r2, fp
 8008152:	4631      	mov	r1, r6
 8008154:	4628      	mov	r0, r5
 8008156:	47b8      	blx	r7
 8008158:	3001      	adds	r0, #1
 800815a:	f43f aef8 	beq.w	8007f4e <_printf_float+0xb6>
 800815e:	f10a 0a01 	add.w	sl, sl, #1
 8008162:	e7ee      	b.n	8008142 <_printf_float+0x2aa>
 8008164:	7fefffff 	.word	0x7fefffff
 8008168:	0800c6de 	.word	0x0800c6de
 800816c:	0800c6da 	.word	0x0800c6da
 8008170:	0800c6e6 	.word	0x0800c6e6
 8008174:	0800c6e2 	.word	0x0800c6e2
 8008178:	0800c6ea 	.word	0x0800c6ea
 800817c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800817e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008182:	4553      	cmp	r3, sl
 8008184:	bfa8      	it	ge
 8008186:	4653      	movge	r3, sl
 8008188:	2b00      	cmp	r3, #0
 800818a:	4699      	mov	r9, r3
 800818c:	dc36      	bgt.n	80081fc <_printf_float+0x364>
 800818e:	f04f 0b00 	mov.w	fp, #0
 8008192:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008196:	f104 021a 	add.w	r2, r4, #26
 800819a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800819c:	930a      	str	r3, [sp, #40]	@ 0x28
 800819e:	eba3 0309 	sub.w	r3, r3, r9
 80081a2:	455b      	cmp	r3, fp
 80081a4:	dc31      	bgt.n	800820a <_printf_float+0x372>
 80081a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081a8:	459a      	cmp	sl, r3
 80081aa:	dc3a      	bgt.n	8008222 <_printf_float+0x38a>
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	07da      	lsls	r2, r3, #31
 80081b0:	d437      	bmi.n	8008222 <_printf_float+0x38a>
 80081b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081b4:	ebaa 0903 	sub.w	r9, sl, r3
 80081b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ba:	ebaa 0303 	sub.w	r3, sl, r3
 80081be:	4599      	cmp	r9, r3
 80081c0:	bfa8      	it	ge
 80081c2:	4699      	movge	r9, r3
 80081c4:	f1b9 0f00 	cmp.w	r9, #0
 80081c8:	dc33      	bgt.n	8008232 <_printf_float+0x39a>
 80081ca:	f04f 0800 	mov.w	r8, #0
 80081ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081d2:	f104 0b1a 	add.w	fp, r4, #26
 80081d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081d8:	ebaa 0303 	sub.w	r3, sl, r3
 80081dc:	eba3 0309 	sub.w	r3, r3, r9
 80081e0:	4543      	cmp	r3, r8
 80081e2:	f77f af7a 	ble.w	80080da <_printf_float+0x242>
 80081e6:	2301      	movs	r3, #1
 80081e8:	465a      	mov	r2, fp
 80081ea:	4631      	mov	r1, r6
 80081ec:	4628      	mov	r0, r5
 80081ee:	47b8      	blx	r7
 80081f0:	3001      	adds	r0, #1
 80081f2:	f43f aeac 	beq.w	8007f4e <_printf_float+0xb6>
 80081f6:	f108 0801 	add.w	r8, r8, #1
 80081fa:	e7ec      	b.n	80081d6 <_printf_float+0x33e>
 80081fc:	4642      	mov	r2, r8
 80081fe:	4631      	mov	r1, r6
 8008200:	4628      	mov	r0, r5
 8008202:	47b8      	blx	r7
 8008204:	3001      	adds	r0, #1
 8008206:	d1c2      	bne.n	800818e <_printf_float+0x2f6>
 8008208:	e6a1      	b.n	8007f4e <_printf_float+0xb6>
 800820a:	2301      	movs	r3, #1
 800820c:	4631      	mov	r1, r6
 800820e:	4628      	mov	r0, r5
 8008210:	920a      	str	r2, [sp, #40]	@ 0x28
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	f43f ae9a 	beq.w	8007f4e <_printf_float+0xb6>
 800821a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800821c:	f10b 0b01 	add.w	fp, fp, #1
 8008220:	e7bb      	b.n	800819a <_printf_float+0x302>
 8008222:	4631      	mov	r1, r6
 8008224:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008228:	4628      	mov	r0, r5
 800822a:	47b8      	blx	r7
 800822c:	3001      	adds	r0, #1
 800822e:	d1c0      	bne.n	80081b2 <_printf_float+0x31a>
 8008230:	e68d      	b.n	8007f4e <_printf_float+0xb6>
 8008232:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008234:	464b      	mov	r3, r9
 8008236:	4631      	mov	r1, r6
 8008238:	4628      	mov	r0, r5
 800823a:	4442      	add	r2, r8
 800823c:	47b8      	blx	r7
 800823e:	3001      	adds	r0, #1
 8008240:	d1c3      	bne.n	80081ca <_printf_float+0x332>
 8008242:	e684      	b.n	8007f4e <_printf_float+0xb6>
 8008244:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008248:	f1ba 0f01 	cmp.w	sl, #1
 800824c:	dc01      	bgt.n	8008252 <_printf_float+0x3ba>
 800824e:	07db      	lsls	r3, r3, #31
 8008250:	d536      	bpl.n	80082c0 <_printf_float+0x428>
 8008252:	2301      	movs	r3, #1
 8008254:	4642      	mov	r2, r8
 8008256:	4631      	mov	r1, r6
 8008258:	4628      	mov	r0, r5
 800825a:	47b8      	blx	r7
 800825c:	3001      	adds	r0, #1
 800825e:	f43f ae76 	beq.w	8007f4e <_printf_float+0xb6>
 8008262:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008266:	4631      	mov	r1, r6
 8008268:	4628      	mov	r0, r5
 800826a:	47b8      	blx	r7
 800826c:	3001      	adds	r0, #1
 800826e:	f43f ae6e 	beq.w	8007f4e <_printf_float+0xb6>
 8008272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008276:	2200      	movs	r2, #0
 8008278:	2300      	movs	r3, #0
 800827a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800827e:	f7f8 fcb3 	bl	8000be8 <__aeabi_dcmpeq>
 8008282:	b9c0      	cbnz	r0, 80082b6 <_printf_float+0x41e>
 8008284:	4653      	mov	r3, sl
 8008286:	f108 0201 	add.w	r2, r8, #1
 800828a:	4631      	mov	r1, r6
 800828c:	4628      	mov	r0, r5
 800828e:	47b8      	blx	r7
 8008290:	3001      	adds	r0, #1
 8008292:	d10c      	bne.n	80082ae <_printf_float+0x416>
 8008294:	e65b      	b.n	8007f4e <_printf_float+0xb6>
 8008296:	2301      	movs	r3, #1
 8008298:	465a      	mov	r2, fp
 800829a:	4631      	mov	r1, r6
 800829c:	4628      	mov	r0, r5
 800829e:	47b8      	blx	r7
 80082a0:	3001      	adds	r0, #1
 80082a2:	f43f ae54 	beq.w	8007f4e <_printf_float+0xb6>
 80082a6:	f108 0801 	add.w	r8, r8, #1
 80082aa:	45d0      	cmp	r8, sl
 80082ac:	dbf3      	blt.n	8008296 <_printf_float+0x3fe>
 80082ae:	464b      	mov	r3, r9
 80082b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80082b4:	e6e0      	b.n	8008078 <_printf_float+0x1e0>
 80082b6:	f04f 0800 	mov.w	r8, #0
 80082ba:	f104 0b1a 	add.w	fp, r4, #26
 80082be:	e7f4      	b.n	80082aa <_printf_float+0x412>
 80082c0:	2301      	movs	r3, #1
 80082c2:	4642      	mov	r2, r8
 80082c4:	e7e1      	b.n	800828a <_printf_float+0x3f2>
 80082c6:	2301      	movs	r3, #1
 80082c8:	464a      	mov	r2, r9
 80082ca:	4631      	mov	r1, r6
 80082cc:	4628      	mov	r0, r5
 80082ce:	47b8      	blx	r7
 80082d0:	3001      	adds	r0, #1
 80082d2:	f43f ae3c 	beq.w	8007f4e <_printf_float+0xb6>
 80082d6:	f108 0801 	add.w	r8, r8, #1
 80082da:	68e3      	ldr	r3, [r4, #12]
 80082dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80082de:	1a5b      	subs	r3, r3, r1
 80082e0:	4543      	cmp	r3, r8
 80082e2:	dcf0      	bgt.n	80082c6 <_printf_float+0x42e>
 80082e4:	e6fd      	b.n	80080e2 <_printf_float+0x24a>
 80082e6:	f04f 0800 	mov.w	r8, #0
 80082ea:	f104 0919 	add.w	r9, r4, #25
 80082ee:	e7f4      	b.n	80082da <_printf_float+0x442>

080082f0 <_printf_common>:
 80082f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f4:	4616      	mov	r6, r2
 80082f6:	4698      	mov	r8, r3
 80082f8:	688a      	ldr	r2, [r1, #8]
 80082fa:	690b      	ldr	r3, [r1, #16]
 80082fc:	4607      	mov	r7, r0
 80082fe:	4293      	cmp	r3, r2
 8008300:	bfb8      	it	lt
 8008302:	4613      	movlt	r3, r2
 8008304:	6033      	str	r3, [r6, #0]
 8008306:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800830a:	460c      	mov	r4, r1
 800830c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008310:	b10a      	cbz	r2, 8008316 <_printf_common+0x26>
 8008312:	3301      	adds	r3, #1
 8008314:	6033      	str	r3, [r6, #0]
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	0699      	lsls	r1, r3, #26
 800831a:	bf42      	ittt	mi
 800831c:	6833      	ldrmi	r3, [r6, #0]
 800831e:	3302      	addmi	r3, #2
 8008320:	6033      	strmi	r3, [r6, #0]
 8008322:	6825      	ldr	r5, [r4, #0]
 8008324:	f015 0506 	ands.w	r5, r5, #6
 8008328:	d106      	bne.n	8008338 <_printf_common+0x48>
 800832a:	f104 0a19 	add.w	sl, r4, #25
 800832e:	68e3      	ldr	r3, [r4, #12]
 8008330:	6832      	ldr	r2, [r6, #0]
 8008332:	1a9b      	subs	r3, r3, r2
 8008334:	42ab      	cmp	r3, r5
 8008336:	dc2b      	bgt.n	8008390 <_printf_common+0xa0>
 8008338:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800833c:	6822      	ldr	r2, [r4, #0]
 800833e:	3b00      	subs	r3, #0
 8008340:	bf18      	it	ne
 8008342:	2301      	movne	r3, #1
 8008344:	0692      	lsls	r2, r2, #26
 8008346:	d430      	bmi.n	80083aa <_printf_common+0xba>
 8008348:	4641      	mov	r1, r8
 800834a:	4638      	mov	r0, r7
 800834c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008350:	47c8      	blx	r9
 8008352:	3001      	adds	r0, #1
 8008354:	d023      	beq.n	800839e <_printf_common+0xae>
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	6922      	ldr	r2, [r4, #16]
 800835a:	f003 0306 	and.w	r3, r3, #6
 800835e:	2b04      	cmp	r3, #4
 8008360:	bf14      	ite	ne
 8008362:	2500      	movne	r5, #0
 8008364:	6833      	ldreq	r3, [r6, #0]
 8008366:	f04f 0600 	mov.w	r6, #0
 800836a:	bf08      	it	eq
 800836c:	68e5      	ldreq	r5, [r4, #12]
 800836e:	f104 041a 	add.w	r4, r4, #26
 8008372:	bf08      	it	eq
 8008374:	1aed      	subeq	r5, r5, r3
 8008376:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800837a:	bf08      	it	eq
 800837c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008380:	4293      	cmp	r3, r2
 8008382:	bfc4      	itt	gt
 8008384:	1a9b      	subgt	r3, r3, r2
 8008386:	18ed      	addgt	r5, r5, r3
 8008388:	42b5      	cmp	r5, r6
 800838a:	d11a      	bne.n	80083c2 <_printf_common+0xd2>
 800838c:	2000      	movs	r0, #0
 800838e:	e008      	b.n	80083a2 <_printf_common+0xb2>
 8008390:	2301      	movs	r3, #1
 8008392:	4652      	mov	r2, sl
 8008394:	4641      	mov	r1, r8
 8008396:	4638      	mov	r0, r7
 8008398:	47c8      	blx	r9
 800839a:	3001      	adds	r0, #1
 800839c:	d103      	bne.n	80083a6 <_printf_common+0xb6>
 800839e:	f04f 30ff 	mov.w	r0, #4294967295
 80083a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a6:	3501      	adds	r5, #1
 80083a8:	e7c1      	b.n	800832e <_printf_common+0x3e>
 80083aa:	2030      	movs	r0, #48	@ 0x30
 80083ac:	18e1      	adds	r1, r4, r3
 80083ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80083b8:	4422      	add	r2, r4
 80083ba:	3302      	adds	r3, #2
 80083bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80083c0:	e7c2      	b.n	8008348 <_printf_common+0x58>
 80083c2:	2301      	movs	r3, #1
 80083c4:	4622      	mov	r2, r4
 80083c6:	4641      	mov	r1, r8
 80083c8:	4638      	mov	r0, r7
 80083ca:	47c8      	blx	r9
 80083cc:	3001      	adds	r0, #1
 80083ce:	d0e6      	beq.n	800839e <_printf_common+0xae>
 80083d0:	3601      	adds	r6, #1
 80083d2:	e7d9      	b.n	8008388 <_printf_common+0x98>

080083d4 <_printf_i>:
 80083d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083d8:	7e0f      	ldrb	r7, [r1, #24]
 80083da:	4691      	mov	r9, r2
 80083dc:	2f78      	cmp	r7, #120	@ 0x78
 80083de:	4680      	mov	r8, r0
 80083e0:	460c      	mov	r4, r1
 80083e2:	469a      	mov	sl, r3
 80083e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80083e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083ea:	d807      	bhi.n	80083fc <_printf_i+0x28>
 80083ec:	2f62      	cmp	r7, #98	@ 0x62
 80083ee:	d80a      	bhi.n	8008406 <_printf_i+0x32>
 80083f0:	2f00      	cmp	r7, #0
 80083f2:	f000 80d1 	beq.w	8008598 <_printf_i+0x1c4>
 80083f6:	2f58      	cmp	r7, #88	@ 0x58
 80083f8:	f000 80b8 	beq.w	800856c <_printf_i+0x198>
 80083fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008404:	e03a      	b.n	800847c <_printf_i+0xa8>
 8008406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800840a:	2b15      	cmp	r3, #21
 800840c:	d8f6      	bhi.n	80083fc <_printf_i+0x28>
 800840e:	a101      	add	r1, pc, #4	@ (adr r1, 8008414 <_printf_i+0x40>)
 8008410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008414:	0800846d 	.word	0x0800846d
 8008418:	08008481 	.word	0x08008481
 800841c:	080083fd 	.word	0x080083fd
 8008420:	080083fd 	.word	0x080083fd
 8008424:	080083fd 	.word	0x080083fd
 8008428:	080083fd 	.word	0x080083fd
 800842c:	08008481 	.word	0x08008481
 8008430:	080083fd 	.word	0x080083fd
 8008434:	080083fd 	.word	0x080083fd
 8008438:	080083fd 	.word	0x080083fd
 800843c:	080083fd 	.word	0x080083fd
 8008440:	0800857f 	.word	0x0800857f
 8008444:	080084ab 	.word	0x080084ab
 8008448:	08008539 	.word	0x08008539
 800844c:	080083fd 	.word	0x080083fd
 8008450:	080083fd 	.word	0x080083fd
 8008454:	080085a1 	.word	0x080085a1
 8008458:	080083fd 	.word	0x080083fd
 800845c:	080084ab 	.word	0x080084ab
 8008460:	080083fd 	.word	0x080083fd
 8008464:	080083fd 	.word	0x080083fd
 8008468:	08008541 	.word	0x08008541
 800846c:	6833      	ldr	r3, [r6, #0]
 800846e:	1d1a      	adds	r2, r3, #4
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	6032      	str	r2, [r6, #0]
 8008474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800847c:	2301      	movs	r3, #1
 800847e:	e09c      	b.n	80085ba <_printf_i+0x1e6>
 8008480:	6833      	ldr	r3, [r6, #0]
 8008482:	6820      	ldr	r0, [r4, #0]
 8008484:	1d19      	adds	r1, r3, #4
 8008486:	6031      	str	r1, [r6, #0]
 8008488:	0606      	lsls	r6, r0, #24
 800848a:	d501      	bpl.n	8008490 <_printf_i+0xbc>
 800848c:	681d      	ldr	r5, [r3, #0]
 800848e:	e003      	b.n	8008498 <_printf_i+0xc4>
 8008490:	0645      	lsls	r5, r0, #25
 8008492:	d5fb      	bpl.n	800848c <_printf_i+0xb8>
 8008494:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008498:	2d00      	cmp	r5, #0
 800849a:	da03      	bge.n	80084a4 <_printf_i+0xd0>
 800849c:	232d      	movs	r3, #45	@ 0x2d
 800849e:	426d      	negs	r5, r5
 80084a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084a4:	230a      	movs	r3, #10
 80084a6:	4858      	ldr	r0, [pc, #352]	@ (8008608 <_printf_i+0x234>)
 80084a8:	e011      	b.n	80084ce <_printf_i+0xfa>
 80084aa:	6821      	ldr	r1, [r4, #0]
 80084ac:	6833      	ldr	r3, [r6, #0]
 80084ae:	0608      	lsls	r0, r1, #24
 80084b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80084b4:	d402      	bmi.n	80084bc <_printf_i+0xe8>
 80084b6:	0649      	lsls	r1, r1, #25
 80084b8:	bf48      	it	mi
 80084ba:	b2ad      	uxthmi	r5, r5
 80084bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80084be:	6033      	str	r3, [r6, #0]
 80084c0:	bf14      	ite	ne
 80084c2:	230a      	movne	r3, #10
 80084c4:	2308      	moveq	r3, #8
 80084c6:	4850      	ldr	r0, [pc, #320]	@ (8008608 <_printf_i+0x234>)
 80084c8:	2100      	movs	r1, #0
 80084ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80084ce:	6866      	ldr	r6, [r4, #4]
 80084d0:	2e00      	cmp	r6, #0
 80084d2:	60a6      	str	r6, [r4, #8]
 80084d4:	db05      	blt.n	80084e2 <_printf_i+0x10e>
 80084d6:	6821      	ldr	r1, [r4, #0]
 80084d8:	432e      	orrs	r6, r5
 80084da:	f021 0104 	bic.w	r1, r1, #4
 80084de:	6021      	str	r1, [r4, #0]
 80084e0:	d04b      	beq.n	800857a <_printf_i+0x1a6>
 80084e2:	4616      	mov	r6, r2
 80084e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80084e8:	fb03 5711 	mls	r7, r3, r1, r5
 80084ec:	5dc7      	ldrb	r7, [r0, r7]
 80084ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084f2:	462f      	mov	r7, r5
 80084f4:	42bb      	cmp	r3, r7
 80084f6:	460d      	mov	r5, r1
 80084f8:	d9f4      	bls.n	80084e4 <_printf_i+0x110>
 80084fa:	2b08      	cmp	r3, #8
 80084fc:	d10b      	bne.n	8008516 <_printf_i+0x142>
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	07df      	lsls	r7, r3, #31
 8008502:	d508      	bpl.n	8008516 <_printf_i+0x142>
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	6861      	ldr	r1, [r4, #4]
 8008508:	4299      	cmp	r1, r3
 800850a:	bfde      	ittt	le
 800850c:	2330      	movle	r3, #48	@ 0x30
 800850e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008512:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008516:	1b92      	subs	r2, r2, r6
 8008518:	6122      	str	r2, [r4, #16]
 800851a:	464b      	mov	r3, r9
 800851c:	4621      	mov	r1, r4
 800851e:	4640      	mov	r0, r8
 8008520:	f8cd a000 	str.w	sl, [sp]
 8008524:	aa03      	add	r2, sp, #12
 8008526:	f7ff fee3 	bl	80082f0 <_printf_common>
 800852a:	3001      	adds	r0, #1
 800852c:	d14a      	bne.n	80085c4 <_printf_i+0x1f0>
 800852e:	f04f 30ff 	mov.w	r0, #4294967295
 8008532:	b004      	add	sp, #16
 8008534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	f043 0320 	orr.w	r3, r3, #32
 800853e:	6023      	str	r3, [r4, #0]
 8008540:	2778      	movs	r7, #120	@ 0x78
 8008542:	4832      	ldr	r0, [pc, #200]	@ (800860c <_printf_i+0x238>)
 8008544:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008548:	6823      	ldr	r3, [r4, #0]
 800854a:	6831      	ldr	r1, [r6, #0]
 800854c:	061f      	lsls	r7, r3, #24
 800854e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008552:	d402      	bmi.n	800855a <_printf_i+0x186>
 8008554:	065f      	lsls	r7, r3, #25
 8008556:	bf48      	it	mi
 8008558:	b2ad      	uxthmi	r5, r5
 800855a:	6031      	str	r1, [r6, #0]
 800855c:	07d9      	lsls	r1, r3, #31
 800855e:	bf44      	itt	mi
 8008560:	f043 0320 	orrmi.w	r3, r3, #32
 8008564:	6023      	strmi	r3, [r4, #0]
 8008566:	b11d      	cbz	r5, 8008570 <_printf_i+0x19c>
 8008568:	2310      	movs	r3, #16
 800856a:	e7ad      	b.n	80084c8 <_printf_i+0xf4>
 800856c:	4826      	ldr	r0, [pc, #152]	@ (8008608 <_printf_i+0x234>)
 800856e:	e7e9      	b.n	8008544 <_printf_i+0x170>
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	f023 0320 	bic.w	r3, r3, #32
 8008576:	6023      	str	r3, [r4, #0]
 8008578:	e7f6      	b.n	8008568 <_printf_i+0x194>
 800857a:	4616      	mov	r6, r2
 800857c:	e7bd      	b.n	80084fa <_printf_i+0x126>
 800857e:	6833      	ldr	r3, [r6, #0]
 8008580:	6825      	ldr	r5, [r4, #0]
 8008582:	1d18      	adds	r0, r3, #4
 8008584:	6961      	ldr	r1, [r4, #20]
 8008586:	6030      	str	r0, [r6, #0]
 8008588:	062e      	lsls	r6, r5, #24
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	d501      	bpl.n	8008592 <_printf_i+0x1be>
 800858e:	6019      	str	r1, [r3, #0]
 8008590:	e002      	b.n	8008598 <_printf_i+0x1c4>
 8008592:	0668      	lsls	r0, r5, #25
 8008594:	d5fb      	bpl.n	800858e <_printf_i+0x1ba>
 8008596:	8019      	strh	r1, [r3, #0]
 8008598:	2300      	movs	r3, #0
 800859a:	4616      	mov	r6, r2
 800859c:	6123      	str	r3, [r4, #16]
 800859e:	e7bc      	b.n	800851a <_printf_i+0x146>
 80085a0:	6833      	ldr	r3, [r6, #0]
 80085a2:	2100      	movs	r1, #0
 80085a4:	1d1a      	adds	r2, r3, #4
 80085a6:	6032      	str	r2, [r6, #0]
 80085a8:	681e      	ldr	r6, [r3, #0]
 80085aa:	6862      	ldr	r2, [r4, #4]
 80085ac:	4630      	mov	r0, r6
 80085ae:	f000 fbe0 	bl	8008d72 <memchr>
 80085b2:	b108      	cbz	r0, 80085b8 <_printf_i+0x1e4>
 80085b4:	1b80      	subs	r0, r0, r6
 80085b6:	6060      	str	r0, [r4, #4]
 80085b8:	6863      	ldr	r3, [r4, #4]
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	2300      	movs	r3, #0
 80085be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085c2:	e7aa      	b.n	800851a <_printf_i+0x146>
 80085c4:	4632      	mov	r2, r6
 80085c6:	4649      	mov	r1, r9
 80085c8:	4640      	mov	r0, r8
 80085ca:	6923      	ldr	r3, [r4, #16]
 80085cc:	47d0      	blx	sl
 80085ce:	3001      	adds	r0, #1
 80085d0:	d0ad      	beq.n	800852e <_printf_i+0x15a>
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	079b      	lsls	r3, r3, #30
 80085d6:	d413      	bmi.n	8008600 <_printf_i+0x22c>
 80085d8:	68e0      	ldr	r0, [r4, #12]
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	4298      	cmp	r0, r3
 80085de:	bfb8      	it	lt
 80085e0:	4618      	movlt	r0, r3
 80085e2:	e7a6      	b.n	8008532 <_printf_i+0x15e>
 80085e4:	2301      	movs	r3, #1
 80085e6:	4632      	mov	r2, r6
 80085e8:	4649      	mov	r1, r9
 80085ea:	4640      	mov	r0, r8
 80085ec:	47d0      	blx	sl
 80085ee:	3001      	adds	r0, #1
 80085f0:	d09d      	beq.n	800852e <_printf_i+0x15a>
 80085f2:	3501      	adds	r5, #1
 80085f4:	68e3      	ldr	r3, [r4, #12]
 80085f6:	9903      	ldr	r1, [sp, #12]
 80085f8:	1a5b      	subs	r3, r3, r1
 80085fa:	42ab      	cmp	r3, r5
 80085fc:	dcf2      	bgt.n	80085e4 <_printf_i+0x210>
 80085fe:	e7eb      	b.n	80085d8 <_printf_i+0x204>
 8008600:	2500      	movs	r5, #0
 8008602:	f104 0619 	add.w	r6, r4, #25
 8008606:	e7f5      	b.n	80085f4 <_printf_i+0x220>
 8008608:	0800c6ec 	.word	0x0800c6ec
 800860c:	0800c6fd 	.word	0x0800c6fd

08008610 <_scanf_float>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	b087      	sub	sp, #28
 8008616:	9303      	str	r3, [sp, #12]
 8008618:	688b      	ldr	r3, [r1, #8]
 800861a:	4691      	mov	r9, r2
 800861c:	1e5a      	subs	r2, r3, #1
 800861e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008622:	bf82      	ittt	hi
 8008624:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008628:	eb03 0b05 	addhi.w	fp, r3, r5
 800862c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008630:	460a      	mov	r2, r1
 8008632:	f04f 0500 	mov.w	r5, #0
 8008636:	bf88      	it	hi
 8008638:	608b      	strhi	r3, [r1, #8]
 800863a:	680b      	ldr	r3, [r1, #0]
 800863c:	4680      	mov	r8, r0
 800863e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008642:	f842 3b1c 	str.w	r3, [r2], #28
 8008646:	460c      	mov	r4, r1
 8008648:	bf98      	it	ls
 800864a:	f04f 0b00 	movls.w	fp, #0
 800864e:	4616      	mov	r6, r2
 8008650:	46aa      	mov	sl, r5
 8008652:	462f      	mov	r7, r5
 8008654:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008658:	9201      	str	r2, [sp, #4]
 800865a:	9502      	str	r5, [sp, #8]
 800865c:	68a2      	ldr	r2, [r4, #8]
 800865e:	b15a      	cbz	r2, 8008678 <_scanf_float+0x68>
 8008660:	f8d9 3000 	ldr.w	r3, [r9]
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	2b4e      	cmp	r3, #78	@ 0x4e
 8008668:	d862      	bhi.n	8008730 <_scanf_float+0x120>
 800866a:	2b40      	cmp	r3, #64	@ 0x40
 800866c:	d83a      	bhi.n	80086e4 <_scanf_float+0xd4>
 800866e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008672:	b2c8      	uxtb	r0, r1
 8008674:	280e      	cmp	r0, #14
 8008676:	d938      	bls.n	80086ea <_scanf_float+0xda>
 8008678:	b11f      	cbz	r7, 8008682 <_scanf_float+0x72>
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008686:	f1ba 0f01 	cmp.w	sl, #1
 800868a:	f200 8114 	bhi.w	80088b6 <_scanf_float+0x2a6>
 800868e:	9b01      	ldr	r3, [sp, #4]
 8008690:	429e      	cmp	r6, r3
 8008692:	f200 8105 	bhi.w	80088a0 <_scanf_float+0x290>
 8008696:	2001      	movs	r0, #1
 8008698:	b007      	add	sp, #28
 800869a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80086a2:	2a0d      	cmp	r2, #13
 80086a4:	d8e8      	bhi.n	8008678 <_scanf_float+0x68>
 80086a6:	a101      	add	r1, pc, #4	@ (adr r1, 80086ac <_scanf_float+0x9c>)
 80086a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80086ac:	080087f5 	.word	0x080087f5
 80086b0:	08008679 	.word	0x08008679
 80086b4:	08008679 	.word	0x08008679
 80086b8:	08008679 	.word	0x08008679
 80086bc:	08008851 	.word	0x08008851
 80086c0:	0800882b 	.word	0x0800882b
 80086c4:	08008679 	.word	0x08008679
 80086c8:	08008679 	.word	0x08008679
 80086cc:	08008803 	.word	0x08008803
 80086d0:	08008679 	.word	0x08008679
 80086d4:	08008679 	.word	0x08008679
 80086d8:	08008679 	.word	0x08008679
 80086dc:	08008679 	.word	0x08008679
 80086e0:	080087bf 	.word	0x080087bf
 80086e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80086e8:	e7db      	b.n	80086a2 <_scanf_float+0x92>
 80086ea:	290e      	cmp	r1, #14
 80086ec:	d8c4      	bhi.n	8008678 <_scanf_float+0x68>
 80086ee:	a001      	add	r0, pc, #4	@ (adr r0, 80086f4 <_scanf_float+0xe4>)
 80086f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80086f4:	080087af 	.word	0x080087af
 80086f8:	08008679 	.word	0x08008679
 80086fc:	080087af 	.word	0x080087af
 8008700:	0800883f 	.word	0x0800883f
 8008704:	08008679 	.word	0x08008679
 8008708:	08008751 	.word	0x08008751
 800870c:	08008795 	.word	0x08008795
 8008710:	08008795 	.word	0x08008795
 8008714:	08008795 	.word	0x08008795
 8008718:	08008795 	.word	0x08008795
 800871c:	08008795 	.word	0x08008795
 8008720:	08008795 	.word	0x08008795
 8008724:	08008795 	.word	0x08008795
 8008728:	08008795 	.word	0x08008795
 800872c:	08008795 	.word	0x08008795
 8008730:	2b6e      	cmp	r3, #110	@ 0x6e
 8008732:	d809      	bhi.n	8008748 <_scanf_float+0x138>
 8008734:	2b60      	cmp	r3, #96	@ 0x60
 8008736:	d8b2      	bhi.n	800869e <_scanf_float+0x8e>
 8008738:	2b54      	cmp	r3, #84	@ 0x54
 800873a:	d07b      	beq.n	8008834 <_scanf_float+0x224>
 800873c:	2b59      	cmp	r3, #89	@ 0x59
 800873e:	d19b      	bne.n	8008678 <_scanf_float+0x68>
 8008740:	2d07      	cmp	r5, #7
 8008742:	d199      	bne.n	8008678 <_scanf_float+0x68>
 8008744:	2508      	movs	r5, #8
 8008746:	e02f      	b.n	80087a8 <_scanf_float+0x198>
 8008748:	2b74      	cmp	r3, #116	@ 0x74
 800874a:	d073      	beq.n	8008834 <_scanf_float+0x224>
 800874c:	2b79      	cmp	r3, #121	@ 0x79
 800874e:	e7f6      	b.n	800873e <_scanf_float+0x12e>
 8008750:	6821      	ldr	r1, [r4, #0]
 8008752:	05c8      	lsls	r0, r1, #23
 8008754:	d51e      	bpl.n	8008794 <_scanf_float+0x184>
 8008756:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800875a:	6021      	str	r1, [r4, #0]
 800875c:	3701      	adds	r7, #1
 800875e:	f1bb 0f00 	cmp.w	fp, #0
 8008762:	d003      	beq.n	800876c <_scanf_float+0x15c>
 8008764:	3201      	adds	r2, #1
 8008766:	f10b 3bff 	add.w	fp, fp, #4294967295
 800876a:	60a2      	str	r2, [r4, #8]
 800876c:	68a3      	ldr	r3, [r4, #8]
 800876e:	3b01      	subs	r3, #1
 8008770:	60a3      	str	r3, [r4, #8]
 8008772:	6923      	ldr	r3, [r4, #16]
 8008774:	3301      	adds	r3, #1
 8008776:	6123      	str	r3, [r4, #16]
 8008778:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800877c:	3b01      	subs	r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	f8c9 3004 	str.w	r3, [r9, #4]
 8008784:	f340 8083 	ble.w	800888e <_scanf_float+0x27e>
 8008788:	f8d9 3000 	ldr.w	r3, [r9]
 800878c:	3301      	adds	r3, #1
 800878e:	f8c9 3000 	str.w	r3, [r9]
 8008792:	e763      	b.n	800865c <_scanf_float+0x4c>
 8008794:	eb1a 0105 	adds.w	r1, sl, r5
 8008798:	f47f af6e 	bne.w	8008678 <_scanf_float+0x68>
 800879c:	460d      	mov	r5, r1
 800879e:	468a      	mov	sl, r1
 80087a0:	6822      	ldr	r2, [r4, #0]
 80087a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80087a6:	6022      	str	r2, [r4, #0]
 80087a8:	f806 3b01 	strb.w	r3, [r6], #1
 80087ac:	e7de      	b.n	800876c <_scanf_float+0x15c>
 80087ae:	6822      	ldr	r2, [r4, #0]
 80087b0:	0610      	lsls	r0, r2, #24
 80087b2:	f57f af61 	bpl.w	8008678 <_scanf_float+0x68>
 80087b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087ba:	6022      	str	r2, [r4, #0]
 80087bc:	e7f4      	b.n	80087a8 <_scanf_float+0x198>
 80087be:	f1ba 0f00 	cmp.w	sl, #0
 80087c2:	d10c      	bne.n	80087de <_scanf_float+0x1ce>
 80087c4:	b977      	cbnz	r7, 80087e4 <_scanf_float+0x1d4>
 80087c6:	6822      	ldr	r2, [r4, #0]
 80087c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80087cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80087d0:	d108      	bne.n	80087e4 <_scanf_float+0x1d4>
 80087d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087d6:	f04f 0a01 	mov.w	sl, #1
 80087da:	6022      	str	r2, [r4, #0]
 80087dc:	e7e4      	b.n	80087a8 <_scanf_float+0x198>
 80087de:	f1ba 0f02 	cmp.w	sl, #2
 80087e2:	d051      	beq.n	8008888 <_scanf_float+0x278>
 80087e4:	2d01      	cmp	r5, #1
 80087e6:	d002      	beq.n	80087ee <_scanf_float+0x1de>
 80087e8:	2d04      	cmp	r5, #4
 80087ea:	f47f af45 	bne.w	8008678 <_scanf_float+0x68>
 80087ee:	3501      	adds	r5, #1
 80087f0:	b2ed      	uxtb	r5, r5
 80087f2:	e7d9      	b.n	80087a8 <_scanf_float+0x198>
 80087f4:	f1ba 0f01 	cmp.w	sl, #1
 80087f8:	f47f af3e 	bne.w	8008678 <_scanf_float+0x68>
 80087fc:	f04f 0a02 	mov.w	sl, #2
 8008800:	e7d2      	b.n	80087a8 <_scanf_float+0x198>
 8008802:	b975      	cbnz	r5, 8008822 <_scanf_float+0x212>
 8008804:	2f00      	cmp	r7, #0
 8008806:	f47f af38 	bne.w	800867a <_scanf_float+0x6a>
 800880a:	6822      	ldr	r2, [r4, #0]
 800880c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008810:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008814:	f040 80ff 	bne.w	8008a16 <_scanf_float+0x406>
 8008818:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800881c:	2501      	movs	r5, #1
 800881e:	6022      	str	r2, [r4, #0]
 8008820:	e7c2      	b.n	80087a8 <_scanf_float+0x198>
 8008822:	2d03      	cmp	r5, #3
 8008824:	d0e3      	beq.n	80087ee <_scanf_float+0x1de>
 8008826:	2d05      	cmp	r5, #5
 8008828:	e7df      	b.n	80087ea <_scanf_float+0x1da>
 800882a:	2d02      	cmp	r5, #2
 800882c:	f47f af24 	bne.w	8008678 <_scanf_float+0x68>
 8008830:	2503      	movs	r5, #3
 8008832:	e7b9      	b.n	80087a8 <_scanf_float+0x198>
 8008834:	2d06      	cmp	r5, #6
 8008836:	f47f af1f 	bne.w	8008678 <_scanf_float+0x68>
 800883a:	2507      	movs	r5, #7
 800883c:	e7b4      	b.n	80087a8 <_scanf_float+0x198>
 800883e:	6822      	ldr	r2, [r4, #0]
 8008840:	0591      	lsls	r1, r2, #22
 8008842:	f57f af19 	bpl.w	8008678 <_scanf_float+0x68>
 8008846:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800884a:	6022      	str	r2, [r4, #0]
 800884c:	9702      	str	r7, [sp, #8]
 800884e:	e7ab      	b.n	80087a8 <_scanf_float+0x198>
 8008850:	6822      	ldr	r2, [r4, #0]
 8008852:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008856:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800885a:	d005      	beq.n	8008868 <_scanf_float+0x258>
 800885c:	0550      	lsls	r0, r2, #21
 800885e:	f57f af0b 	bpl.w	8008678 <_scanf_float+0x68>
 8008862:	2f00      	cmp	r7, #0
 8008864:	f000 80d7 	beq.w	8008a16 <_scanf_float+0x406>
 8008868:	0591      	lsls	r1, r2, #22
 800886a:	bf58      	it	pl
 800886c:	9902      	ldrpl	r1, [sp, #8]
 800886e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008872:	bf58      	it	pl
 8008874:	1a79      	subpl	r1, r7, r1
 8008876:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800887a:	f04f 0700 	mov.w	r7, #0
 800887e:	bf58      	it	pl
 8008880:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008884:	6022      	str	r2, [r4, #0]
 8008886:	e78f      	b.n	80087a8 <_scanf_float+0x198>
 8008888:	f04f 0a03 	mov.w	sl, #3
 800888c:	e78c      	b.n	80087a8 <_scanf_float+0x198>
 800888e:	4649      	mov	r1, r9
 8008890:	4640      	mov	r0, r8
 8008892:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008896:	4798      	blx	r3
 8008898:	2800      	cmp	r0, #0
 800889a:	f43f aedf 	beq.w	800865c <_scanf_float+0x4c>
 800889e:	e6eb      	b.n	8008678 <_scanf_float+0x68>
 80088a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088a4:	464a      	mov	r2, r9
 80088a6:	4640      	mov	r0, r8
 80088a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80088ac:	4798      	blx	r3
 80088ae:	6923      	ldr	r3, [r4, #16]
 80088b0:	3b01      	subs	r3, #1
 80088b2:	6123      	str	r3, [r4, #16]
 80088b4:	e6eb      	b.n	800868e <_scanf_float+0x7e>
 80088b6:	1e6b      	subs	r3, r5, #1
 80088b8:	2b06      	cmp	r3, #6
 80088ba:	d824      	bhi.n	8008906 <_scanf_float+0x2f6>
 80088bc:	2d02      	cmp	r5, #2
 80088be:	d836      	bhi.n	800892e <_scanf_float+0x31e>
 80088c0:	9b01      	ldr	r3, [sp, #4]
 80088c2:	429e      	cmp	r6, r3
 80088c4:	f67f aee7 	bls.w	8008696 <_scanf_float+0x86>
 80088c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088cc:	464a      	mov	r2, r9
 80088ce:	4640      	mov	r0, r8
 80088d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80088d4:	4798      	blx	r3
 80088d6:	6923      	ldr	r3, [r4, #16]
 80088d8:	3b01      	subs	r3, #1
 80088da:	6123      	str	r3, [r4, #16]
 80088dc:	e7f0      	b.n	80088c0 <_scanf_float+0x2b0>
 80088de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088e2:	464a      	mov	r2, r9
 80088e4:	4640      	mov	r0, r8
 80088e6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80088ea:	4798      	blx	r3
 80088ec:	6923      	ldr	r3, [r4, #16]
 80088ee:	3b01      	subs	r3, #1
 80088f0:	6123      	str	r3, [r4, #16]
 80088f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088f6:	fa5f fa8a 	uxtb.w	sl, sl
 80088fa:	f1ba 0f02 	cmp.w	sl, #2
 80088fe:	d1ee      	bne.n	80088de <_scanf_float+0x2ce>
 8008900:	3d03      	subs	r5, #3
 8008902:	b2ed      	uxtb	r5, r5
 8008904:	1b76      	subs	r6, r6, r5
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	05da      	lsls	r2, r3, #23
 800890a:	d530      	bpl.n	800896e <_scanf_float+0x35e>
 800890c:	055b      	lsls	r3, r3, #21
 800890e:	d511      	bpl.n	8008934 <_scanf_float+0x324>
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	429e      	cmp	r6, r3
 8008914:	f67f aebf 	bls.w	8008696 <_scanf_float+0x86>
 8008918:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800891c:	464a      	mov	r2, r9
 800891e:	4640      	mov	r0, r8
 8008920:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008924:	4798      	blx	r3
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	3b01      	subs	r3, #1
 800892a:	6123      	str	r3, [r4, #16]
 800892c:	e7f0      	b.n	8008910 <_scanf_float+0x300>
 800892e:	46aa      	mov	sl, r5
 8008930:	46b3      	mov	fp, r6
 8008932:	e7de      	b.n	80088f2 <_scanf_float+0x2e2>
 8008934:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008938:	6923      	ldr	r3, [r4, #16]
 800893a:	2965      	cmp	r1, #101	@ 0x65
 800893c:	f103 33ff 	add.w	r3, r3, #4294967295
 8008940:	f106 35ff 	add.w	r5, r6, #4294967295
 8008944:	6123      	str	r3, [r4, #16]
 8008946:	d00c      	beq.n	8008962 <_scanf_float+0x352>
 8008948:	2945      	cmp	r1, #69	@ 0x45
 800894a:	d00a      	beq.n	8008962 <_scanf_float+0x352>
 800894c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008950:	464a      	mov	r2, r9
 8008952:	4640      	mov	r0, r8
 8008954:	4798      	blx	r3
 8008956:	6923      	ldr	r3, [r4, #16]
 8008958:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800895c:	3b01      	subs	r3, #1
 800895e:	1eb5      	subs	r5, r6, #2
 8008960:	6123      	str	r3, [r4, #16]
 8008962:	464a      	mov	r2, r9
 8008964:	4640      	mov	r0, r8
 8008966:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800896a:	4798      	blx	r3
 800896c:	462e      	mov	r6, r5
 800896e:	6822      	ldr	r2, [r4, #0]
 8008970:	f012 0210 	ands.w	r2, r2, #16
 8008974:	d001      	beq.n	800897a <_scanf_float+0x36a>
 8008976:	2000      	movs	r0, #0
 8008978:	e68e      	b.n	8008698 <_scanf_float+0x88>
 800897a:	7032      	strb	r2, [r6, #0]
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008982:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008986:	d125      	bne.n	80089d4 <_scanf_float+0x3c4>
 8008988:	9b02      	ldr	r3, [sp, #8]
 800898a:	429f      	cmp	r7, r3
 800898c:	d00a      	beq.n	80089a4 <_scanf_float+0x394>
 800898e:	1bda      	subs	r2, r3, r7
 8008990:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008994:	429e      	cmp	r6, r3
 8008996:	bf28      	it	cs
 8008998:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800899c:	4630      	mov	r0, r6
 800899e:	491f      	ldr	r1, [pc, #124]	@ (8008a1c <_scanf_float+0x40c>)
 80089a0:	f000 f902 	bl	8008ba8 <siprintf>
 80089a4:	2200      	movs	r2, #0
 80089a6:	4640      	mov	r0, r8
 80089a8:	9901      	ldr	r1, [sp, #4]
 80089aa:	f002 fbf9 	bl	800b1a0 <_strtod_r>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	6825      	ldr	r5, [r4, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f015 0f02 	tst.w	r5, #2
 80089b8:	4606      	mov	r6, r0
 80089ba:	460f      	mov	r7, r1
 80089bc:	f103 0204 	add.w	r2, r3, #4
 80089c0:	d015      	beq.n	80089ee <_scanf_float+0x3de>
 80089c2:	9903      	ldr	r1, [sp, #12]
 80089c4:	600a      	str	r2, [r1, #0]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	e9c3 6700 	strd	r6, r7, [r3]
 80089cc:	68e3      	ldr	r3, [r4, #12]
 80089ce:	3301      	adds	r3, #1
 80089d0:	60e3      	str	r3, [r4, #12]
 80089d2:	e7d0      	b.n	8008976 <_scanf_float+0x366>
 80089d4:	9b04      	ldr	r3, [sp, #16]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0e4      	beq.n	80089a4 <_scanf_float+0x394>
 80089da:	9905      	ldr	r1, [sp, #20]
 80089dc:	230a      	movs	r3, #10
 80089de:	4640      	mov	r0, r8
 80089e0:	3101      	adds	r1, #1
 80089e2:	f002 fc5d 	bl	800b2a0 <_strtol_r>
 80089e6:	9b04      	ldr	r3, [sp, #16]
 80089e8:	9e05      	ldr	r6, [sp, #20]
 80089ea:	1ac2      	subs	r2, r0, r3
 80089ec:	e7d0      	b.n	8008990 <_scanf_float+0x380>
 80089ee:	076d      	lsls	r5, r5, #29
 80089f0:	d4e7      	bmi.n	80089c2 <_scanf_float+0x3b2>
 80089f2:	9d03      	ldr	r5, [sp, #12]
 80089f4:	602a      	str	r2, [r5, #0]
 80089f6:	681d      	ldr	r5, [r3, #0]
 80089f8:	4602      	mov	r2, r0
 80089fa:	460b      	mov	r3, r1
 80089fc:	f7f8 f926 	bl	8000c4c <__aeabi_dcmpun>
 8008a00:	b120      	cbz	r0, 8008a0c <_scanf_float+0x3fc>
 8008a02:	4807      	ldr	r0, [pc, #28]	@ (8008a20 <_scanf_float+0x410>)
 8008a04:	f000 f9d2 	bl	8008dac <nanf>
 8008a08:	6028      	str	r0, [r5, #0]
 8008a0a:	e7df      	b.n	80089cc <_scanf_float+0x3bc>
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	4639      	mov	r1, r7
 8008a10:	f7f8 f97a 	bl	8000d08 <__aeabi_d2f>
 8008a14:	e7f8      	b.n	8008a08 <_scanf_float+0x3f8>
 8008a16:	2700      	movs	r7, #0
 8008a18:	e633      	b.n	8008682 <_scanf_float+0x72>
 8008a1a:	bf00      	nop
 8008a1c:	0800c70e 	.word	0x0800c70e
 8008a20:	0800c84f 	.word	0x0800c84f

08008a24 <std>:
 8008a24:	2300      	movs	r3, #0
 8008a26:	b510      	push	{r4, lr}
 8008a28:	4604      	mov	r4, r0
 8008a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8008a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a32:	6083      	str	r3, [r0, #8]
 8008a34:	8181      	strh	r1, [r0, #12]
 8008a36:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a38:	81c2      	strh	r2, [r0, #14]
 8008a3a:	6183      	str	r3, [r0, #24]
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	2208      	movs	r2, #8
 8008a40:	305c      	adds	r0, #92	@ 0x5c
 8008a42:	f000 f916 	bl	8008c72 <memset>
 8008a46:	4b0d      	ldr	r3, [pc, #52]	@ (8008a7c <std+0x58>)
 8008a48:	6224      	str	r4, [r4, #32]
 8008a4a:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a80 <std+0x5c>)
 8008a4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a50:	4b0c      	ldr	r3, [pc, #48]	@ (8008a84 <std+0x60>)
 8008a52:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a54:	4b0c      	ldr	r3, [pc, #48]	@ (8008a88 <std+0x64>)
 8008a56:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a58:	4b0c      	ldr	r3, [pc, #48]	@ (8008a8c <std+0x68>)
 8008a5a:	429c      	cmp	r4, r3
 8008a5c:	d006      	beq.n	8008a6c <std+0x48>
 8008a5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008a62:	4294      	cmp	r4, r2
 8008a64:	d002      	beq.n	8008a6c <std+0x48>
 8008a66:	33d0      	adds	r3, #208	@ 0xd0
 8008a68:	429c      	cmp	r4, r3
 8008a6a:	d105      	bne.n	8008a78 <std+0x54>
 8008a6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a74:	f000 b97a 	b.w	8008d6c <__retarget_lock_init_recursive>
 8008a78:	bd10      	pop	{r4, pc}
 8008a7a:	bf00      	nop
 8008a7c:	08008bed 	.word	0x08008bed
 8008a80:	08008c0f 	.word	0x08008c0f
 8008a84:	08008c47 	.word	0x08008c47
 8008a88:	08008c6b 	.word	0x08008c6b
 8008a8c:	200008cc 	.word	0x200008cc

08008a90 <stdio_exit_handler>:
 8008a90:	4a02      	ldr	r2, [pc, #8]	@ (8008a9c <stdio_exit_handler+0xc>)
 8008a92:	4903      	ldr	r1, [pc, #12]	@ (8008aa0 <stdio_exit_handler+0x10>)
 8008a94:	4803      	ldr	r0, [pc, #12]	@ (8008aa4 <stdio_exit_handler+0x14>)
 8008a96:	f000 b869 	b.w	8008b6c <_fwalk_sglue>
 8008a9a:	bf00      	nop
 8008a9c:	2000000c 	.word	0x2000000c
 8008aa0:	0800b655 	.word	0x0800b655
 8008aa4:	2000001c 	.word	0x2000001c

08008aa8 <cleanup_stdio>:
 8008aa8:	6841      	ldr	r1, [r0, #4]
 8008aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8008adc <cleanup_stdio+0x34>)
 8008aac:	b510      	push	{r4, lr}
 8008aae:	4299      	cmp	r1, r3
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	d001      	beq.n	8008ab8 <cleanup_stdio+0x10>
 8008ab4:	f002 fdce 	bl	800b654 <_fflush_r>
 8008ab8:	68a1      	ldr	r1, [r4, #8]
 8008aba:	4b09      	ldr	r3, [pc, #36]	@ (8008ae0 <cleanup_stdio+0x38>)
 8008abc:	4299      	cmp	r1, r3
 8008abe:	d002      	beq.n	8008ac6 <cleanup_stdio+0x1e>
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f002 fdc7 	bl	800b654 <_fflush_r>
 8008ac6:	68e1      	ldr	r1, [r4, #12]
 8008ac8:	4b06      	ldr	r3, [pc, #24]	@ (8008ae4 <cleanup_stdio+0x3c>)
 8008aca:	4299      	cmp	r1, r3
 8008acc:	d004      	beq.n	8008ad8 <cleanup_stdio+0x30>
 8008ace:	4620      	mov	r0, r4
 8008ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ad4:	f002 bdbe 	b.w	800b654 <_fflush_r>
 8008ad8:	bd10      	pop	{r4, pc}
 8008ada:	bf00      	nop
 8008adc:	200008cc 	.word	0x200008cc
 8008ae0:	20000934 	.word	0x20000934
 8008ae4:	2000099c 	.word	0x2000099c

08008ae8 <global_stdio_init.part.0>:
 8008ae8:	b510      	push	{r4, lr}
 8008aea:	4b0b      	ldr	r3, [pc, #44]	@ (8008b18 <global_stdio_init.part.0+0x30>)
 8008aec:	4c0b      	ldr	r4, [pc, #44]	@ (8008b1c <global_stdio_init.part.0+0x34>)
 8008aee:	4a0c      	ldr	r2, [pc, #48]	@ (8008b20 <global_stdio_init.part.0+0x38>)
 8008af0:	4620      	mov	r0, r4
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	2104      	movs	r1, #4
 8008af6:	2200      	movs	r2, #0
 8008af8:	f7ff ff94 	bl	8008a24 <std>
 8008afc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b00:	2201      	movs	r2, #1
 8008b02:	2109      	movs	r1, #9
 8008b04:	f7ff ff8e 	bl	8008a24 <std>
 8008b08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b12:	2112      	movs	r1, #18
 8008b14:	f7ff bf86 	b.w	8008a24 <std>
 8008b18:	20000a04 	.word	0x20000a04
 8008b1c:	200008cc 	.word	0x200008cc
 8008b20:	08008a91 	.word	0x08008a91

08008b24 <__sfp_lock_acquire>:
 8008b24:	4801      	ldr	r0, [pc, #4]	@ (8008b2c <__sfp_lock_acquire+0x8>)
 8008b26:	f000 b922 	b.w	8008d6e <__retarget_lock_acquire_recursive>
 8008b2a:	bf00      	nop
 8008b2c:	20000a0d 	.word	0x20000a0d

08008b30 <__sfp_lock_release>:
 8008b30:	4801      	ldr	r0, [pc, #4]	@ (8008b38 <__sfp_lock_release+0x8>)
 8008b32:	f000 b91d 	b.w	8008d70 <__retarget_lock_release_recursive>
 8008b36:	bf00      	nop
 8008b38:	20000a0d 	.word	0x20000a0d

08008b3c <__sinit>:
 8008b3c:	b510      	push	{r4, lr}
 8008b3e:	4604      	mov	r4, r0
 8008b40:	f7ff fff0 	bl	8008b24 <__sfp_lock_acquire>
 8008b44:	6a23      	ldr	r3, [r4, #32]
 8008b46:	b11b      	cbz	r3, 8008b50 <__sinit+0x14>
 8008b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b4c:	f7ff bff0 	b.w	8008b30 <__sfp_lock_release>
 8008b50:	4b04      	ldr	r3, [pc, #16]	@ (8008b64 <__sinit+0x28>)
 8008b52:	6223      	str	r3, [r4, #32]
 8008b54:	4b04      	ldr	r3, [pc, #16]	@ (8008b68 <__sinit+0x2c>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1f5      	bne.n	8008b48 <__sinit+0xc>
 8008b5c:	f7ff ffc4 	bl	8008ae8 <global_stdio_init.part.0>
 8008b60:	e7f2      	b.n	8008b48 <__sinit+0xc>
 8008b62:	bf00      	nop
 8008b64:	08008aa9 	.word	0x08008aa9
 8008b68:	20000a04 	.word	0x20000a04

08008b6c <_fwalk_sglue>:
 8008b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b70:	4607      	mov	r7, r0
 8008b72:	4688      	mov	r8, r1
 8008b74:	4614      	mov	r4, r2
 8008b76:	2600      	movs	r6, #0
 8008b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8008b80:	d505      	bpl.n	8008b8e <_fwalk_sglue+0x22>
 8008b82:	6824      	ldr	r4, [r4, #0]
 8008b84:	2c00      	cmp	r4, #0
 8008b86:	d1f7      	bne.n	8008b78 <_fwalk_sglue+0xc>
 8008b88:	4630      	mov	r0, r6
 8008b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b8e:	89ab      	ldrh	r3, [r5, #12]
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d907      	bls.n	8008ba4 <_fwalk_sglue+0x38>
 8008b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b98:	3301      	adds	r3, #1
 8008b9a:	d003      	beq.n	8008ba4 <_fwalk_sglue+0x38>
 8008b9c:	4629      	mov	r1, r5
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	47c0      	blx	r8
 8008ba2:	4306      	orrs	r6, r0
 8008ba4:	3568      	adds	r5, #104	@ 0x68
 8008ba6:	e7e9      	b.n	8008b7c <_fwalk_sglue+0x10>

08008ba8 <siprintf>:
 8008ba8:	b40e      	push	{r1, r2, r3}
 8008baa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008bae:	b510      	push	{r4, lr}
 8008bb0:	2400      	movs	r4, #0
 8008bb2:	b09d      	sub	sp, #116	@ 0x74
 8008bb4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008bb6:	9002      	str	r0, [sp, #8]
 8008bb8:	9006      	str	r0, [sp, #24]
 8008bba:	9107      	str	r1, [sp, #28]
 8008bbc:	9104      	str	r1, [sp, #16]
 8008bbe:	4809      	ldr	r0, [pc, #36]	@ (8008be4 <siprintf+0x3c>)
 8008bc0:	4909      	ldr	r1, [pc, #36]	@ (8008be8 <siprintf+0x40>)
 8008bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bc6:	9105      	str	r1, [sp, #20]
 8008bc8:	6800      	ldr	r0, [r0, #0]
 8008bca:	a902      	add	r1, sp, #8
 8008bcc:	9301      	str	r3, [sp, #4]
 8008bce:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008bd0:	f002 fbc4 	bl	800b35c <_svfiprintf_r>
 8008bd4:	9b02      	ldr	r3, [sp, #8]
 8008bd6:	701c      	strb	r4, [r3, #0]
 8008bd8:	b01d      	add	sp, #116	@ 0x74
 8008bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bde:	b003      	add	sp, #12
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	20000018 	.word	0x20000018
 8008be8:	ffff0208 	.word	0xffff0208

08008bec <__sread>:
 8008bec:	b510      	push	{r4, lr}
 8008bee:	460c      	mov	r4, r1
 8008bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bf4:	f000 f86c 	bl	8008cd0 <_read_r>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	bfab      	itete	ge
 8008bfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008bfe:	89a3      	ldrhlt	r3, [r4, #12]
 8008c00:	181b      	addge	r3, r3, r0
 8008c02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008c06:	bfac      	ite	ge
 8008c08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008c0a:	81a3      	strhlt	r3, [r4, #12]
 8008c0c:	bd10      	pop	{r4, pc}

08008c0e <__swrite>:
 8008c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c12:	461f      	mov	r7, r3
 8008c14:	898b      	ldrh	r3, [r1, #12]
 8008c16:	4605      	mov	r5, r0
 8008c18:	05db      	lsls	r3, r3, #23
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	4616      	mov	r6, r2
 8008c1e:	d505      	bpl.n	8008c2c <__swrite+0x1e>
 8008c20:	2302      	movs	r3, #2
 8008c22:	2200      	movs	r2, #0
 8008c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c28:	f000 f840 	bl	8008cac <_lseek_r>
 8008c2c:	89a3      	ldrh	r3, [r4, #12]
 8008c2e:	4632      	mov	r2, r6
 8008c30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c34:	81a3      	strh	r3, [r4, #12]
 8008c36:	4628      	mov	r0, r5
 8008c38:	463b      	mov	r3, r7
 8008c3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c42:	f000 b857 	b.w	8008cf4 <_write_r>

08008c46 <__sseek>:
 8008c46:	b510      	push	{r4, lr}
 8008c48:	460c      	mov	r4, r1
 8008c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c4e:	f000 f82d 	bl	8008cac <_lseek_r>
 8008c52:	1c43      	adds	r3, r0, #1
 8008c54:	89a3      	ldrh	r3, [r4, #12]
 8008c56:	bf15      	itete	ne
 8008c58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008c5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008c5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008c62:	81a3      	strheq	r3, [r4, #12]
 8008c64:	bf18      	it	ne
 8008c66:	81a3      	strhne	r3, [r4, #12]
 8008c68:	bd10      	pop	{r4, pc}

08008c6a <__sclose>:
 8008c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c6e:	f000 b80d 	b.w	8008c8c <_close_r>

08008c72 <memset>:
 8008c72:	4603      	mov	r3, r0
 8008c74:	4402      	add	r2, r0
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d100      	bne.n	8008c7c <memset+0xa>
 8008c7a:	4770      	bx	lr
 8008c7c:	f803 1b01 	strb.w	r1, [r3], #1
 8008c80:	e7f9      	b.n	8008c76 <memset+0x4>
	...

08008c84 <_localeconv_r>:
 8008c84:	4800      	ldr	r0, [pc, #0]	@ (8008c88 <_localeconv_r+0x4>)
 8008c86:	4770      	bx	lr
 8008c88:	20000158 	.word	0x20000158

08008c8c <_close_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	2300      	movs	r3, #0
 8008c90:	4d05      	ldr	r5, [pc, #20]	@ (8008ca8 <_close_r+0x1c>)
 8008c92:	4604      	mov	r4, r0
 8008c94:	4608      	mov	r0, r1
 8008c96:	602b      	str	r3, [r5, #0]
 8008c98:	f7f9 fed5 	bl	8002a46 <_close>
 8008c9c:	1c43      	adds	r3, r0, #1
 8008c9e:	d102      	bne.n	8008ca6 <_close_r+0x1a>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	b103      	cbz	r3, 8008ca6 <_close_r+0x1a>
 8008ca4:	6023      	str	r3, [r4, #0]
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	20000a08 	.word	0x20000a08

08008cac <_lseek_r>:
 8008cac:	b538      	push	{r3, r4, r5, lr}
 8008cae:	4604      	mov	r4, r0
 8008cb0:	4608      	mov	r0, r1
 8008cb2:	4611      	mov	r1, r2
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	4d05      	ldr	r5, [pc, #20]	@ (8008ccc <_lseek_r+0x20>)
 8008cb8:	602a      	str	r2, [r5, #0]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f7f9 fee7 	bl	8002a8e <_lseek>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d102      	bne.n	8008cca <_lseek_r+0x1e>
 8008cc4:	682b      	ldr	r3, [r5, #0]
 8008cc6:	b103      	cbz	r3, 8008cca <_lseek_r+0x1e>
 8008cc8:	6023      	str	r3, [r4, #0]
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	20000a08 	.word	0x20000a08

08008cd0 <_read_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	4608      	mov	r0, r1
 8008cd6:	4611      	mov	r1, r2
 8008cd8:	2200      	movs	r2, #0
 8008cda:	4d05      	ldr	r5, [pc, #20]	@ (8008cf0 <_read_r+0x20>)
 8008cdc:	602a      	str	r2, [r5, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	f7f9 fe78 	bl	80029d4 <_read>
 8008ce4:	1c43      	adds	r3, r0, #1
 8008ce6:	d102      	bne.n	8008cee <_read_r+0x1e>
 8008ce8:	682b      	ldr	r3, [r5, #0]
 8008cea:	b103      	cbz	r3, 8008cee <_read_r+0x1e>
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	bd38      	pop	{r3, r4, r5, pc}
 8008cf0:	20000a08 	.word	0x20000a08

08008cf4 <_write_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	4608      	mov	r0, r1
 8008cfa:	4611      	mov	r1, r2
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	4d05      	ldr	r5, [pc, #20]	@ (8008d14 <_write_r+0x20>)
 8008d00:	602a      	str	r2, [r5, #0]
 8008d02:	461a      	mov	r2, r3
 8008d04:	f7f9 fe83 	bl	8002a0e <_write>
 8008d08:	1c43      	adds	r3, r0, #1
 8008d0a:	d102      	bne.n	8008d12 <_write_r+0x1e>
 8008d0c:	682b      	ldr	r3, [r5, #0]
 8008d0e:	b103      	cbz	r3, 8008d12 <_write_r+0x1e>
 8008d10:	6023      	str	r3, [r4, #0]
 8008d12:	bd38      	pop	{r3, r4, r5, pc}
 8008d14:	20000a08 	.word	0x20000a08

08008d18 <__errno>:
 8008d18:	4b01      	ldr	r3, [pc, #4]	@ (8008d20 <__errno+0x8>)
 8008d1a:	6818      	ldr	r0, [r3, #0]
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	20000018 	.word	0x20000018

08008d24 <__libc_init_array>:
 8008d24:	b570      	push	{r4, r5, r6, lr}
 8008d26:	2600      	movs	r6, #0
 8008d28:	4d0c      	ldr	r5, [pc, #48]	@ (8008d5c <__libc_init_array+0x38>)
 8008d2a:	4c0d      	ldr	r4, [pc, #52]	@ (8008d60 <__libc_init_array+0x3c>)
 8008d2c:	1b64      	subs	r4, r4, r5
 8008d2e:	10a4      	asrs	r4, r4, #2
 8008d30:	42a6      	cmp	r6, r4
 8008d32:	d109      	bne.n	8008d48 <__libc_init_array+0x24>
 8008d34:	f003 fb6c 	bl	800c410 <_init>
 8008d38:	2600      	movs	r6, #0
 8008d3a:	4d0a      	ldr	r5, [pc, #40]	@ (8008d64 <__libc_init_array+0x40>)
 8008d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8008d68 <__libc_init_array+0x44>)
 8008d3e:	1b64      	subs	r4, r4, r5
 8008d40:	10a4      	asrs	r4, r4, #2
 8008d42:	42a6      	cmp	r6, r4
 8008d44:	d105      	bne.n	8008d52 <__libc_init_array+0x2e>
 8008d46:	bd70      	pop	{r4, r5, r6, pc}
 8008d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d4c:	4798      	blx	r3
 8008d4e:	3601      	adds	r6, #1
 8008d50:	e7ee      	b.n	8008d30 <__libc_init_array+0xc>
 8008d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d56:	4798      	blx	r3
 8008d58:	3601      	adds	r6, #1
 8008d5a:	e7f2      	b.n	8008d42 <__libc_init_array+0x1e>
 8008d5c:	0800cb0c 	.word	0x0800cb0c
 8008d60:	0800cb0c 	.word	0x0800cb0c
 8008d64:	0800cb0c 	.word	0x0800cb0c
 8008d68:	0800cb10 	.word	0x0800cb10

08008d6c <__retarget_lock_init_recursive>:
 8008d6c:	4770      	bx	lr

08008d6e <__retarget_lock_acquire_recursive>:
 8008d6e:	4770      	bx	lr

08008d70 <__retarget_lock_release_recursive>:
 8008d70:	4770      	bx	lr

08008d72 <memchr>:
 8008d72:	4603      	mov	r3, r0
 8008d74:	b510      	push	{r4, lr}
 8008d76:	b2c9      	uxtb	r1, r1
 8008d78:	4402      	add	r2, r0
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	d101      	bne.n	8008d84 <memchr+0x12>
 8008d80:	2000      	movs	r0, #0
 8008d82:	e003      	b.n	8008d8c <memchr+0x1a>
 8008d84:	7804      	ldrb	r4, [r0, #0]
 8008d86:	3301      	adds	r3, #1
 8008d88:	428c      	cmp	r4, r1
 8008d8a:	d1f6      	bne.n	8008d7a <memchr+0x8>
 8008d8c:	bd10      	pop	{r4, pc}

08008d8e <memcpy>:
 8008d8e:	440a      	add	r2, r1
 8008d90:	4291      	cmp	r1, r2
 8008d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d96:	d100      	bne.n	8008d9a <memcpy+0xc>
 8008d98:	4770      	bx	lr
 8008d9a:	b510      	push	{r4, lr}
 8008d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008da0:	4291      	cmp	r1, r2
 8008da2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008da6:	d1f9      	bne.n	8008d9c <memcpy+0xe>
 8008da8:	bd10      	pop	{r4, pc}
	...

08008dac <nanf>:
 8008dac:	4800      	ldr	r0, [pc, #0]	@ (8008db0 <nanf+0x4>)
 8008dae:	4770      	bx	lr
 8008db0:	7fc00000 	.word	0x7fc00000

08008db4 <quorem>:
 8008db4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db8:	6903      	ldr	r3, [r0, #16]
 8008dba:	690c      	ldr	r4, [r1, #16]
 8008dbc:	4607      	mov	r7, r0
 8008dbe:	42a3      	cmp	r3, r4
 8008dc0:	db7e      	blt.n	8008ec0 <quorem+0x10c>
 8008dc2:	3c01      	subs	r4, #1
 8008dc4:	00a3      	lsls	r3, r4, #2
 8008dc6:	f100 0514 	add.w	r5, r0, #20
 8008dca:	f101 0814 	add.w	r8, r1, #20
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008dd4:	9301      	str	r3, [sp, #4]
 8008dd6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008dda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dde:	3301      	adds	r3, #1
 8008de0:	429a      	cmp	r2, r3
 8008de2:	fbb2 f6f3 	udiv	r6, r2, r3
 8008de6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008dea:	d32e      	bcc.n	8008e4a <quorem+0x96>
 8008dec:	f04f 0a00 	mov.w	sl, #0
 8008df0:	46c4      	mov	ip, r8
 8008df2:	46ae      	mov	lr, r5
 8008df4:	46d3      	mov	fp, sl
 8008df6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008dfa:	b298      	uxth	r0, r3
 8008dfc:	fb06 a000 	mla	r0, r6, r0, sl
 8008e00:	0c1b      	lsrs	r3, r3, #16
 8008e02:	0c02      	lsrs	r2, r0, #16
 8008e04:	fb06 2303 	mla	r3, r6, r3, r2
 8008e08:	f8de 2000 	ldr.w	r2, [lr]
 8008e0c:	b280      	uxth	r0, r0
 8008e0e:	b292      	uxth	r2, r2
 8008e10:	1a12      	subs	r2, r2, r0
 8008e12:	445a      	add	r2, fp
 8008e14:	f8de 0000 	ldr.w	r0, [lr]
 8008e18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008e22:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008e26:	b292      	uxth	r2, r2
 8008e28:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008e2c:	45e1      	cmp	r9, ip
 8008e2e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008e32:	f84e 2b04 	str.w	r2, [lr], #4
 8008e36:	d2de      	bcs.n	8008df6 <quorem+0x42>
 8008e38:	9b00      	ldr	r3, [sp, #0]
 8008e3a:	58eb      	ldr	r3, [r5, r3]
 8008e3c:	b92b      	cbnz	r3, 8008e4a <quorem+0x96>
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	3b04      	subs	r3, #4
 8008e42:	429d      	cmp	r5, r3
 8008e44:	461a      	mov	r2, r3
 8008e46:	d32f      	bcc.n	8008ea8 <quorem+0xf4>
 8008e48:	613c      	str	r4, [r7, #16]
 8008e4a:	4638      	mov	r0, r7
 8008e4c:	f001 f9ca 	bl	800a1e4 <__mcmp>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	db25      	blt.n	8008ea0 <quorem+0xec>
 8008e54:	4629      	mov	r1, r5
 8008e56:	2000      	movs	r0, #0
 8008e58:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e5c:	f8d1 c000 	ldr.w	ip, [r1]
 8008e60:	fa1f fe82 	uxth.w	lr, r2
 8008e64:	fa1f f38c 	uxth.w	r3, ip
 8008e68:	eba3 030e 	sub.w	r3, r3, lr
 8008e6c:	4403      	add	r3, r0
 8008e6e:	0c12      	lsrs	r2, r2, #16
 8008e70:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008e74:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e7e:	45c1      	cmp	r9, r8
 8008e80:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008e84:	f841 3b04 	str.w	r3, [r1], #4
 8008e88:	d2e6      	bcs.n	8008e58 <quorem+0xa4>
 8008e8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e92:	b922      	cbnz	r2, 8008e9e <quorem+0xea>
 8008e94:	3b04      	subs	r3, #4
 8008e96:	429d      	cmp	r5, r3
 8008e98:	461a      	mov	r2, r3
 8008e9a:	d30b      	bcc.n	8008eb4 <quorem+0x100>
 8008e9c:	613c      	str	r4, [r7, #16]
 8008e9e:	3601      	adds	r6, #1
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	b003      	add	sp, #12
 8008ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea8:	6812      	ldr	r2, [r2, #0]
 8008eaa:	3b04      	subs	r3, #4
 8008eac:	2a00      	cmp	r2, #0
 8008eae:	d1cb      	bne.n	8008e48 <quorem+0x94>
 8008eb0:	3c01      	subs	r4, #1
 8008eb2:	e7c6      	b.n	8008e42 <quorem+0x8e>
 8008eb4:	6812      	ldr	r2, [r2, #0]
 8008eb6:	3b04      	subs	r3, #4
 8008eb8:	2a00      	cmp	r2, #0
 8008eba:	d1ef      	bne.n	8008e9c <quorem+0xe8>
 8008ebc:	3c01      	subs	r4, #1
 8008ebe:	e7ea      	b.n	8008e96 <quorem+0xe2>
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	e7ee      	b.n	8008ea2 <quorem+0xee>
 8008ec4:	0000      	movs	r0, r0
	...

08008ec8 <_dtoa_r>:
 8008ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ecc:	4614      	mov	r4, r2
 8008ece:	461d      	mov	r5, r3
 8008ed0:	69c7      	ldr	r7, [r0, #28]
 8008ed2:	b097      	sub	sp, #92	@ 0x5c
 8008ed4:	4681      	mov	r9, r0
 8008ed6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008eda:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008edc:	b97f      	cbnz	r7, 8008efe <_dtoa_r+0x36>
 8008ede:	2010      	movs	r0, #16
 8008ee0:	f000 fe0e 	bl	8009b00 <malloc>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	f8c9 001c 	str.w	r0, [r9, #28]
 8008eea:	b920      	cbnz	r0, 8008ef6 <_dtoa_r+0x2e>
 8008eec:	21ef      	movs	r1, #239	@ 0xef
 8008eee:	4bac      	ldr	r3, [pc, #688]	@ (80091a0 <_dtoa_r+0x2d8>)
 8008ef0:	48ac      	ldr	r0, [pc, #688]	@ (80091a4 <_dtoa_r+0x2dc>)
 8008ef2:	f002 fc19 	bl	800b728 <__assert_func>
 8008ef6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008efa:	6007      	str	r7, [r0, #0]
 8008efc:	60c7      	str	r7, [r0, #12]
 8008efe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f02:	6819      	ldr	r1, [r3, #0]
 8008f04:	b159      	cbz	r1, 8008f1e <_dtoa_r+0x56>
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	2301      	movs	r3, #1
 8008f0a:	4093      	lsls	r3, r2
 8008f0c:	604a      	str	r2, [r1, #4]
 8008f0e:	608b      	str	r3, [r1, #8]
 8008f10:	4648      	mov	r0, r9
 8008f12:	f000 feeb 	bl	8009cec <_Bfree>
 8008f16:	2200      	movs	r2, #0
 8008f18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f1c:	601a      	str	r2, [r3, #0]
 8008f1e:	1e2b      	subs	r3, r5, #0
 8008f20:	bfaf      	iteee	ge
 8008f22:	2300      	movge	r3, #0
 8008f24:	2201      	movlt	r2, #1
 8008f26:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008f2a:	9307      	strlt	r3, [sp, #28]
 8008f2c:	bfa8      	it	ge
 8008f2e:	6033      	strge	r3, [r6, #0]
 8008f30:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008f34:	4b9c      	ldr	r3, [pc, #624]	@ (80091a8 <_dtoa_r+0x2e0>)
 8008f36:	bfb8      	it	lt
 8008f38:	6032      	strlt	r2, [r6, #0]
 8008f3a:	ea33 0308 	bics.w	r3, r3, r8
 8008f3e:	d112      	bne.n	8008f66 <_dtoa_r+0x9e>
 8008f40:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008f44:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f46:	6013      	str	r3, [r2, #0]
 8008f48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008f4c:	4323      	orrs	r3, r4
 8008f4e:	f000 855e 	beq.w	8009a0e <_dtoa_r+0xb46>
 8008f52:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008f54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80091ac <_dtoa_r+0x2e4>
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f000 8560 	beq.w	8009a1e <_dtoa_r+0xb56>
 8008f5e:	f10a 0303 	add.w	r3, sl, #3
 8008f62:	f000 bd5a 	b.w	8009a1a <_dtoa_r+0xb52>
 8008f66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008f6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f72:	2200      	movs	r2, #0
 8008f74:	2300      	movs	r3, #0
 8008f76:	f7f7 fe37 	bl	8000be8 <__aeabi_dcmpeq>
 8008f7a:	4607      	mov	r7, r0
 8008f7c:	b158      	cbz	r0, 8008f96 <_dtoa_r+0xce>
 8008f7e:	2301      	movs	r3, #1
 8008f80:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f82:	6013      	str	r3, [r2, #0]
 8008f84:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008f86:	b113      	cbz	r3, 8008f8e <_dtoa_r+0xc6>
 8008f88:	4b89      	ldr	r3, [pc, #548]	@ (80091b0 <_dtoa_r+0x2e8>)
 8008f8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008f8c:	6013      	str	r3, [r2, #0]
 8008f8e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80091b4 <_dtoa_r+0x2ec>
 8008f92:	f000 bd44 	b.w	8009a1e <_dtoa_r+0xb56>
 8008f96:	ab14      	add	r3, sp, #80	@ 0x50
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	ab15      	add	r3, sp, #84	@ 0x54
 8008f9c:	9300      	str	r3, [sp, #0]
 8008f9e:	4648      	mov	r0, r9
 8008fa0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008fa4:	f001 fa36 	bl	800a414 <__d2b>
 8008fa8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008fac:	9003      	str	r0, [sp, #12]
 8008fae:	2e00      	cmp	r6, #0
 8008fb0:	d078      	beq.n	80090a4 <_dtoa_r+0x1dc>
 8008fb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fb8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008fbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008fc0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008fc4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008fc8:	9712      	str	r7, [sp, #72]	@ 0x48
 8008fca:	4619      	mov	r1, r3
 8008fcc:	2200      	movs	r2, #0
 8008fce:	4b7a      	ldr	r3, [pc, #488]	@ (80091b8 <_dtoa_r+0x2f0>)
 8008fd0:	f7f7 f9ea 	bl	80003a8 <__aeabi_dsub>
 8008fd4:	a36c      	add	r3, pc, #432	@ (adr r3, 8009188 <_dtoa_r+0x2c0>)
 8008fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fda:	f7f7 fb9d 	bl	8000718 <__aeabi_dmul>
 8008fde:	a36c      	add	r3, pc, #432	@ (adr r3, 8009190 <_dtoa_r+0x2c8>)
 8008fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe4:	f7f7 f9e2 	bl	80003ac <__adddf3>
 8008fe8:	4604      	mov	r4, r0
 8008fea:	4630      	mov	r0, r6
 8008fec:	460d      	mov	r5, r1
 8008fee:	f7f7 fb29 	bl	8000644 <__aeabi_i2d>
 8008ff2:	a369      	add	r3, pc, #420	@ (adr r3, 8009198 <_dtoa_r+0x2d0>)
 8008ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff8:	f7f7 fb8e 	bl	8000718 <__aeabi_dmul>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	460b      	mov	r3, r1
 8009000:	4620      	mov	r0, r4
 8009002:	4629      	mov	r1, r5
 8009004:	f7f7 f9d2 	bl	80003ac <__adddf3>
 8009008:	4604      	mov	r4, r0
 800900a:	460d      	mov	r5, r1
 800900c:	f7f7 fe34 	bl	8000c78 <__aeabi_d2iz>
 8009010:	2200      	movs	r2, #0
 8009012:	4607      	mov	r7, r0
 8009014:	2300      	movs	r3, #0
 8009016:	4620      	mov	r0, r4
 8009018:	4629      	mov	r1, r5
 800901a:	f7f7 fdef 	bl	8000bfc <__aeabi_dcmplt>
 800901e:	b140      	cbz	r0, 8009032 <_dtoa_r+0x16a>
 8009020:	4638      	mov	r0, r7
 8009022:	f7f7 fb0f 	bl	8000644 <__aeabi_i2d>
 8009026:	4622      	mov	r2, r4
 8009028:	462b      	mov	r3, r5
 800902a:	f7f7 fddd 	bl	8000be8 <__aeabi_dcmpeq>
 800902e:	b900      	cbnz	r0, 8009032 <_dtoa_r+0x16a>
 8009030:	3f01      	subs	r7, #1
 8009032:	2f16      	cmp	r7, #22
 8009034:	d854      	bhi.n	80090e0 <_dtoa_r+0x218>
 8009036:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800903a:	4b60      	ldr	r3, [pc, #384]	@ (80091bc <_dtoa_r+0x2f4>)
 800903c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009044:	f7f7 fdda 	bl	8000bfc <__aeabi_dcmplt>
 8009048:	2800      	cmp	r0, #0
 800904a:	d04b      	beq.n	80090e4 <_dtoa_r+0x21c>
 800904c:	2300      	movs	r3, #0
 800904e:	3f01      	subs	r7, #1
 8009050:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009052:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009054:	1b9b      	subs	r3, r3, r6
 8009056:	1e5a      	subs	r2, r3, #1
 8009058:	bf49      	itett	mi
 800905a:	f1c3 0301 	rsbmi	r3, r3, #1
 800905e:	2300      	movpl	r3, #0
 8009060:	9304      	strmi	r3, [sp, #16]
 8009062:	2300      	movmi	r3, #0
 8009064:	9209      	str	r2, [sp, #36]	@ 0x24
 8009066:	bf54      	ite	pl
 8009068:	9304      	strpl	r3, [sp, #16]
 800906a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800906c:	2f00      	cmp	r7, #0
 800906e:	db3b      	blt.n	80090e8 <_dtoa_r+0x220>
 8009070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009072:	970e      	str	r7, [sp, #56]	@ 0x38
 8009074:	443b      	add	r3, r7
 8009076:	9309      	str	r3, [sp, #36]	@ 0x24
 8009078:	2300      	movs	r3, #0
 800907a:	930a      	str	r3, [sp, #40]	@ 0x28
 800907c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800907e:	2b09      	cmp	r3, #9
 8009080:	d865      	bhi.n	800914e <_dtoa_r+0x286>
 8009082:	2b05      	cmp	r3, #5
 8009084:	bfc4      	itt	gt
 8009086:	3b04      	subgt	r3, #4
 8009088:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800908a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800908c:	bfc8      	it	gt
 800908e:	2400      	movgt	r4, #0
 8009090:	f1a3 0302 	sub.w	r3, r3, #2
 8009094:	bfd8      	it	le
 8009096:	2401      	movle	r4, #1
 8009098:	2b03      	cmp	r3, #3
 800909a:	d864      	bhi.n	8009166 <_dtoa_r+0x29e>
 800909c:	e8df f003 	tbb	[pc, r3]
 80090a0:	2c385553 	.word	0x2c385553
 80090a4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80090a8:	441e      	add	r6, r3
 80090aa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80090ae:	2b20      	cmp	r3, #32
 80090b0:	bfc1      	itttt	gt
 80090b2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80090b6:	fa08 f803 	lslgt.w	r8, r8, r3
 80090ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80090be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80090c2:	bfd6      	itet	le
 80090c4:	f1c3 0320 	rsble	r3, r3, #32
 80090c8:	ea48 0003 	orrgt.w	r0, r8, r3
 80090cc:	fa04 f003 	lslle.w	r0, r4, r3
 80090d0:	f7f7 faa8 	bl	8000624 <__aeabi_ui2d>
 80090d4:	2201      	movs	r2, #1
 80090d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80090da:	3e01      	subs	r6, #1
 80090dc:	9212      	str	r2, [sp, #72]	@ 0x48
 80090de:	e774      	b.n	8008fca <_dtoa_r+0x102>
 80090e0:	2301      	movs	r3, #1
 80090e2:	e7b5      	b.n	8009050 <_dtoa_r+0x188>
 80090e4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80090e6:	e7b4      	b.n	8009052 <_dtoa_r+0x18a>
 80090e8:	9b04      	ldr	r3, [sp, #16]
 80090ea:	1bdb      	subs	r3, r3, r7
 80090ec:	9304      	str	r3, [sp, #16]
 80090ee:	427b      	negs	r3, r7
 80090f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80090f2:	2300      	movs	r3, #0
 80090f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80090f6:	e7c1      	b.n	800907c <_dtoa_r+0x1b4>
 80090f8:	2301      	movs	r3, #1
 80090fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090fe:	eb07 0b03 	add.w	fp, r7, r3
 8009102:	f10b 0301 	add.w	r3, fp, #1
 8009106:	2b01      	cmp	r3, #1
 8009108:	9308      	str	r3, [sp, #32]
 800910a:	bfb8      	it	lt
 800910c:	2301      	movlt	r3, #1
 800910e:	e006      	b.n	800911e <_dtoa_r+0x256>
 8009110:	2301      	movs	r3, #1
 8009112:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009114:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009116:	2b00      	cmp	r3, #0
 8009118:	dd28      	ble.n	800916c <_dtoa_r+0x2a4>
 800911a:	469b      	mov	fp, r3
 800911c:	9308      	str	r3, [sp, #32]
 800911e:	2100      	movs	r1, #0
 8009120:	2204      	movs	r2, #4
 8009122:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009126:	f102 0514 	add.w	r5, r2, #20
 800912a:	429d      	cmp	r5, r3
 800912c:	d926      	bls.n	800917c <_dtoa_r+0x2b4>
 800912e:	6041      	str	r1, [r0, #4]
 8009130:	4648      	mov	r0, r9
 8009132:	f000 fd9b 	bl	8009c6c <_Balloc>
 8009136:	4682      	mov	sl, r0
 8009138:	2800      	cmp	r0, #0
 800913a:	d143      	bne.n	80091c4 <_dtoa_r+0x2fc>
 800913c:	4602      	mov	r2, r0
 800913e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009142:	4b1f      	ldr	r3, [pc, #124]	@ (80091c0 <_dtoa_r+0x2f8>)
 8009144:	e6d4      	b.n	8008ef0 <_dtoa_r+0x28>
 8009146:	2300      	movs	r3, #0
 8009148:	e7e3      	b.n	8009112 <_dtoa_r+0x24a>
 800914a:	2300      	movs	r3, #0
 800914c:	e7d5      	b.n	80090fa <_dtoa_r+0x232>
 800914e:	2401      	movs	r4, #1
 8009150:	2300      	movs	r3, #0
 8009152:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009154:	9320      	str	r3, [sp, #128]	@ 0x80
 8009156:	f04f 3bff 	mov.w	fp, #4294967295
 800915a:	2200      	movs	r2, #0
 800915c:	2312      	movs	r3, #18
 800915e:	f8cd b020 	str.w	fp, [sp, #32]
 8009162:	9221      	str	r2, [sp, #132]	@ 0x84
 8009164:	e7db      	b.n	800911e <_dtoa_r+0x256>
 8009166:	2301      	movs	r3, #1
 8009168:	930b      	str	r3, [sp, #44]	@ 0x2c
 800916a:	e7f4      	b.n	8009156 <_dtoa_r+0x28e>
 800916c:	f04f 0b01 	mov.w	fp, #1
 8009170:	465b      	mov	r3, fp
 8009172:	f8cd b020 	str.w	fp, [sp, #32]
 8009176:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800917a:	e7d0      	b.n	800911e <_dtoa_r+0x256>
 800917c:	3101      	adds	r1, #1
 800917e:	0052      	lsls	r2, r2, #1
 8009180:	e7d1      	b.n	8009126 <_dtoa_r+0x25e>
 8009182:	bf00      	nop
 8009184:	f3af 8000 	nop.w
 8009188:	636f4361 	.word	0x636f4361
 800918c:	3fd287a7 	.word	0x3fd287a7
 8009190:	8b60c8b3 	.word	0x8b60c8b3
 8009194:	3fc68a28 	.word	0x3fc68a28
 8009198:	509f79fb 	.word	0x509f79fb
 800919c:	3fd34413 	.word	0x3fd34413
 80091a0:	0800c720 	.word	0x0800c720
 80091a4:	0800c737 	.word	0x0800c737
 80091a8:	7ff00000 	.word	0x7ff00000
 80091ac:	0800c71c 	.word	0x0800c71c
 80091b0:	0800c6eb 	.word	0x0800c6eb
 80091b4:	0800c6ea 	.word	0x0800c6ea
 80091b8:	3ff80000 	.word	0x3ff80000
 80091bc:	0800c8e8 	.word	0x0800c8e8
 80091c0:	0800c78f 	.word	0x0800c78f
 80091c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091c8:	6018      	str	r0, [r3, #0]
 80091ca:	9b08      	ldr	r3, [sp, #32]
 80091cc:	2b0e      	cmp	r3, #14
 80091ce:	f200 80a1 	bhi.w	8009314 <_dtoa_r+0x44c>
 80091d2:	2c00      	cmp	r4, #0
 80091d4:	f000 809e 	beq.w	8009314 <_dtoa_r+0x44c>
 80091d8:	2f00      	cmp	r7, #0
 80091da:	dd33      	ble.n	8009244 <_dtoa_r+0x37c>
 80091dc:	4b9c      	ldr	r3, [pc, #624]	@ (8009450 <_dtoa_r+0x588>)
 80091de:	f007 020f 	and.w	r2, r7, #15
 80091e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091e6:	05f8      	lsls	r0, r7, #23
 80091e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091ec:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80091f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80091f4:	d516      	bpl.n	8009224 <_dtoa_r+0x35c>
 80091f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091fa:	4b96      	ldr	r3, [pc, #600]	@ (8009454 <_dtoa_r+0x58c>)
 80091fc:	2603      	movs	r6, #3
 80091fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009202:	f7f7 fbb3 	bl	800096c <__aeabi_ddiv>
 8009206:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800920a:	f004 040f 	and.w	r4, r4, #15
 800920e:	4d91      	ldr	r5, [pc, #580]	@ (8009454 <_dtoa_r+0x58c>)
 8009210:	b954      	cbnz	r4, 8009228 <_dtoa_r+0x360>
 8009212:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800921a:	f7f7 fba7 	bl	800096c <__aeabi_ddiv>
 800921e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009222:	e028      	b.n	8009276 <_dtoa_r+0x3ae>
 8009224:	2602      	movs	r6, #2
 8009226:	e7f2      	b.n	800920e <_dtoa_r+0x346>
 8009228:	07e1      	lsls	r1, r4, #31
 800922a:	d508      	bpl.n	800923e <_dtoa_r+0x376>
 800922c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009230:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009234:	f7f7 fa70 	bl	8000718 <__aeabi_dmul>
 8009238:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800923c:	3601      	adds	r6, #1
 800923e:	1064      	asrs	r4, r4, #1
 8009240:	3508      	adds	r5, #8
 8009242:	e7e5      	b.n	8009210 <_dtoa_r+0x348>
 8009244:	f000 80af 	beq.w	80093a6 <_dtoa_r+0x4de>
 8009248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800924c:	427c      	negs	r4, r7
 800924e:	4b80      	ldr	r3, [pc, #512]	@ (8009450 <_dtoa_r+0x588>)
 8009250:	f004 020f 	and.w	r2, r4, #15
 8009254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	f7f7 fa5c 	bl	8000718 <__aeabi_dmul>
 8009260:	2602      	movs	r6, #2
 8009262:	2300      	movs	r3, #0
 8009264:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009268:	4d7a      	ldr	r5, [pc, #488]	@ (8009454 <_dtoa_r+0x58c>)
 800926a:	1124      	asrs	r4, r4, #4
 800926c:	2c00      	cmp	r4, #0
 800926e:	f040 808f 	bne.w	8009390 <_dtoa_r+0x4c8>
 8009272:	2b00      	cmp	r3, #0
 8009274:	d1d3      	bne.n	800921e <_dtoa_r+0x356>
 8009276:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800927a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800927c:	2b00      	cmp	r3, #0
 800927e:	f000 8094 	beq.w	80093aa <_dtoa_r+0x4e2>
 8009282:	2200      	movs	r2, #0
 8009284:	4620      	mov	r0, r4
 8009286:	4629      	mov	r1, r5
 8009288:	4b73      	ldr	r3, [pc, #460]	@ (8009458 <_dtoa_r+0x590>)
 800928a:	f7f7 fcb7 	bl	8000bfc <__aeabi_dcmplt>
 800928e:	2800      	cmp	r0, #0
 8009290:	f000 808b 	beq.w	80093aa <_dtoa_r+0x4e2>
 8009294:	9b08      	ldr	r3, [sp, #32]
 8009296:	2b00      	cmp	r3, #0
 8009298:	f000 8087 	beq.w	80093aa <_dtoa_r+0x4e2>
 800929c:	f1bb 0f00 	cmp.w	fp, #0
 80092a0:	dd34      	ble.n	800930c <_dtoa_r+0x444>
 80092a2:	4620      	mov	r0, r4
 80092a4:	2200      	movs	r2, #0
 80092a6:	4629      	mov	r1, r5
 80092a8:	4b6c      	ldr	r3, [pc, #432]	@ (800945c <_dtoa_r+0x594>)
 80092aa:	f7f7 fa35 	bl	8000718 <__aeabi_dmul>
 80092ae:	465c      	mov	r4, fp
 80092b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092b4:	f107 38ff 	add.w	r8, r7, #4294967295
 80092b8:	3601      	adds	r6, #1
 80092ba:	4630      	mov	r0, r6
 80092bc:	f7f7 f9c2 	bl	8000644 <__aeabi_i2d>
 80092c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092c4:	f7f7 fa28 	bl	8000718 <__aeabi_dmul>
 80092c8:	2200      	movs	r2, #0
 80092ca:	4b65      	ldr	r3, [pc, #404]	@ (8009460 <_dtoa_r+0x598>)
 80092cc:	f7f7 f86e 	bl	80003ac <__adddf3>
 80092d0:	4605      	mov	r5, r0
 80092d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80092d6:	2c00      	cmp	r4, #0
 80092d8:	d16a      	bne.n	80093b0 <_dtoa_r+0x4e8>
 80092da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092de:	2200      	movs	r2, #0
 80092e0:	4b60      	ldr	r3, [pc, #384]	@ (8009464 <_dtoa_r+0x59c>)
 80092e2:	f7f7 f861 	bl	80003a8 <__aeabi_dsub>
 80092e6:	4602      	mov	r2, r0
 80092e8:	460b      	mov	r3, r1
 80092ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092ee:	462a      	mov	r2, r5
 80092f0:	4633      	mov	r3, r6
 80092f2:	f7f7 fca1 	bl	8000c38 <__aeabi_dcmpgt>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	f040 8298 	bne.w	800982c <_dtoa_r+0x964>
 80092fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009300:	462a      	mov	r2, r5
 8009302:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009306:	f7f7 fc79 	bl	8000bfc <__aeabi_dcmplt>
 800930a:	bb38      	cbnz	r0, 800935c <_dtoa_r+0x494>
 800930c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009310:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009314:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009316:	2b00      	cmp	r3, #0
 8009318:	f2c0 8157 	blt.w	80095ca <_dtoa_r+0x702>
 800931c:	2f0e      	cmp	r7, #14
 800931e:	f300 8154 	bgt.w	80095ca <_dtoa_r+0x702>
 8009322:	4b4b      	ldr	r3, [pc, #300]	@ (8009450 <_dtoa_r+0x588>)
 8009324:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009328:	e9d3 3400 	ldrd	r3, r4, [r3]
 800932c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009330:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009332:	2b00      	cmp	r3, #0
 8009334:	f280 80e5 	bge.w	8009502 <_dtoa_r+0x63a>
 8009338:	9b08      	ldr	r3, [sp, #32]
 800933a:	2b00      	cmp	r3, #0
 800933c:	f300 80e1 	bgt.w	8009502 <_dtoa_r+0x63a>
 8009340:	d10c      	bne.n	800935c <_dtoa_r+0x494>
 8009342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009346:	2200      	movs	r2, #0
 8009348:	4b46      	ldr	r3, [pc, #280]	@ (8009464 <_dtoa_r+0x59c>)
 800934a:	f7f7 f9e5 	bl	8000718 <__aeabi_dmul>
 800934e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009352:	f7f7 fc67 	bl	8000c24 <__aeabi_dcmpge>
 8009356:	2800      	cmp	r0, #0
 8009358:	f000 8266 	beq.w	8009828 <_dtoa_r+0x960>
 800935c:	2400      	movs	r4, #0
 800935e:	4625      	mov	r5, r4
 8009360:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009362:	4656      	mov	r6, sl
 8009364:	ea6f 0803 	mvn.w	r8, r3
 8009368:	2700      	movs	r7, #0
 800936a:	4621      	mov	r1, r4
 800936c:	4648      	mov	r0, r9
 800936e:	f000 fcbd 	bl	8009cec <_Bfree>
 8009372:	2d00      	cmp	r5, #0
 8009374:	f000 80bd 	beq.w	80094f2 <_dtoa_r+0x62a>
 8009378:	b12f      	cbz	r7, 8009386 <_dtoa_r+0x4be>
 800937a:	42af      	cmp	r7, r5
 800937c:	d003      	beq.n	8009386 <_dtoa_r+0x4be>
 800937e:	4639      	mov	r1, r7
 8009380:	4648      	mov	r0, r9
 8009382:	f000 fcb3 	bl	8009cec <_Bfree>
 8009386:	4629      	mov	r1, r5
 8009388:	4648      	mov	r0, r9
 800938a:	f000 fcaf 	bl	8009cec <_Bfree>
 800938e:	e0b0      	b.n	80094f2 <_dtoa_r+0x62a>
 8009390:	07e2      	lsls	r2, r4, #31
 8009392:	d505      	bpl.n	80093a0 <_dtoa_r+0x4d8>
 8009394:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009398:	f7f7 f9be 	bl	8000718 <__aeabi_dmul>
 800939c:	2301      	movs	r3, #1
 800939e:	3601      	adds	r6, #1
 80093a0:	1064      	asrs	r4, r4, #1
 80093a2:	3508      	adds	r5, #8
 80093a4:	e762      	b.n	800926c <_dtoa_r+0x3a4>
 80093a6:	2602      	movs	r6, #2
 80093a8:	e765      	b.n	8009276 <_dtoa_r+0x3ae>
 80093aa:	46b8      	mov	r8, r7
 80093ac:	9c08      	ldr	r4, [sp, #32]
 80093ae:	e784      	b.n	80092ba <_dtoa_r+0x3f2>
 80093b0:	4b27      	ldr	r3, [pc, #156]	@ (8009450 <_dtoa_r+0x588>)
 80093b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80093b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80093bc:	4454      	add	r4, sl
 80093be:	2900      	cmp	r1, #0
 80093c0:	d054      	beq.n	800946c <_dtoa_r+0x5a4>
 80093c2:	2000      	movs	r0, #0
 80093c4:	4928      	ldr	r1, [pc, #160]	@ (8009468 <_dtoa_r+0x5a0>)
 80093c6:	f7f7 fad1 	bl	800096c <__aeabi_ddiv>
 80093ca:	4633      	mov	r3, r6
 80093cc:	462a      	mov	r2, r5
 80093ce:	f7f6 ffeb 	bl	80003a8 <__aeabi_dsub>
 80093d2:	4656      	mov	r6, sl
 80093d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80093d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093dc:	f7f7 fc4c 	bl	8000c78 <__aeabi_d2iz>
 80093e0:	4605      	mov	r5, r0
 80093e2:	f7f7 f92f 	bl	8000644 <__aeabi_i2d>
 80093e6:	4602      	mov	r2, r0
 80093e8:	460b      	mov	r3, r1
 80093ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093ee:	f7f6 ffdb 	bl	80003a8 <__aeabi_dsub>
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	3530      	adds	r5, #48	@ 0x30
 80093f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80093fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009400:	f806 5b01 	strb.w	r5, [r6], #1
 8009404:	f7f7 fbfa 	bl	8000bfc <__aeabi_dcmplt>
 8009408:	2800      	cmp	r0, #0
 800940a:	d172      	bne.n	80094f2 <_dtoa_r+0x62a>
 800940c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009410:	2000      	movs	r0, #0
 8009412:	4911      	ldr	r1, [pc, #68]	@ (8009458 <_dtoa_r+0x590>)
 8009414:	f7f6 ffc8 	bl	80003a8 <__aeabi_dsub>
 8009418:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800941c:	f7f7 fbee 	bl	8000bfc <__aeabi_dcmplt>
 8009420:	2800      	cmp	r0, #0
 8009422:	f040 80b4 	bne.w	800958e <_dtoa_r+0x6c6>
 8009426:	42a6      	cmp	r6, r4
 8009428:	f43f af70 	beq.w	800930c <_dtoa_r+0x444>
 800942c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009430:	2200      	movs	r2, #0
 8009432:	4b0a      	ldr	r3, [pc, #40]	@ (800945c <_dtoa_r+0x594>)
 8009434:	f7f7 f970 	bl	8000718 <__aeabi_dmul>
 8009438:	2200      	movs	r2, #0
 800943a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800943e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009442:	4b06      	ldr	r3, [pc, #24]	@ (800945c <_dtoa_r+0x594>)
 8009444:	f7f7 f968 	bl	8000718 <__aeabi_dmul>
 8009448:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800944c:	e7c4      	b.n	80093d8 <_dtoa_r+0x510>
 800944e:	bf00      	nop
 8009450:	0800c8e8 	.word	0x0800c8e8
 8009454:	0800c8c0 	.word	0x0800c8c0
 8009458:	3ff00000 	.word	0x3ff00000
 800945c:	40240000 	.word	0x40240000
 8009460:	401c0000 	.word	0x401c0000
 8009464:	40140000 	.word	0x40140000
 8009468:	3fe00000 	.word	0x3fe00000
 800946c:	4631      	mov	r1, r6
 800946e:	4628      	mov	r0, r5
 8009470:	f7f7 f952 	bl	8000718 <__aeabi_dmul>
 8009474:	4656      	mov	r6, sl
 8009476:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800947a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800947c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009480:	f7f7 fbfa 	bl	8000c78 <__aeabi_d2iz>
 8009484:	4605      	mov	r5, r0
 8009486:	f7f7 f8dd 	bl	8000644 <__aeabi_i2d>
 800948a:	4602      	mov	r2, r0
 800948c:	460b      	mov	r3, r1
 800948e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009492:	f7f6 ff89 	bl	80003a8 <__aeabi_dsub>
 8009496:	4602      	mov	r2, r0
 8009498:	460b      	mov	r3, r1
 800949a:	3530      	adds	r5, #48	@ 0x30
 800949c:	f806 5b01 	strb.w	r5, [r6], #1
 80094a0:	42a6      	cmp	r6, r4
 80094a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80094a6:	f04f 0200 	mov.w	r2, #0
 80094aa:	d124      	bne.n	80094f6 <_dtoa_r+0x62e>
 80094ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80094b0:	4bae      	ldr	r3, [pc, #696]	@ (800976c <_dtoa_r+0x8a4>)
 80094b2:	f7f6 ff7b 	bl	80003ac <__adddf3>
 80094b6:	4602      	mov	r2, r0
 80094b8:	460b      	mov	r3, r1
 80094ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094be:	f7f7 fbbb 	bl	8000c38 <__aeabi_dcmpgt>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d163      	bne.n	800958e <_dtoa_r+0x6c6>
 80094c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80094ca:	2000      	movs	r0, #0
 80094cc:	49a7      	ldr	r1, [pc, #668]	@ (800976c <_dtoa_r+0x8a4>)
 80094ce:	f7f6 ff6b 	bl	80003a8 <__aeabi_dsub>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094da:	f7f7 fb8f 	bl	8000bfc <__aeabi_dcmplt>
 80094de:	2800      	cmp	r0, #0
 80094e0:	f43f af14 	beq.w	800930c <_dtoa_r+0x444>
 80094e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80094e6:	1e73      	subs	r3, r6, #1
 80094e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094ee:	2b30      	cmp	r3, #48	@ 0x30
 80094f0:	d0f8      	beq.n	80094e4 <_dtoa_r+0x61c>
 80094f2:	4647      	mov	r7, r8
 80094f4:	e03b      	b.n	800956e <_dtoa_r+0x6a6>
 80094f6:	4b9e      	ldr	r3, [pc, #632]	@ (8009770 <_dtoa_r+0x8a8>)
 80094f8:	f7f7 f90e 	bl	8000718 <__aeabi_dmul>
 80094fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009500:	e7bc      	b.n	800947c <_dtoa_r+0x5b4>
 8009502:	4656      	mov	r6, sl
 8009504:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800950c:	4620      	mov	r0, r4
 800950e:	4629      	mov	r1, r5
 8009510:	f7f7 fa2c 	bl	800096c <__aeabi_ddiv>
 8009514:	f7f7 fbb0 	bl	8000c78 <__aeabi_d2iz>
 8009518:	4680      	mov	r8, r0
 800951a:	f7f7 f893 	bl	8000644 <__aeabi_i2d>
 800951e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009522:	f7f7 f8f9 	bl	8000718 <__aeabi_dmul>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4620      	mov	r0, r4
 800952c:	4629      	mov	r1, r5
 800952e:	f7f6 ff3b 	bl	80003a8 <__aeabi_dsub>
 8009532:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009536:	9d08      	ldr	r5, [sp, #32]
 8009538:	f806 4b01 	strb.w	r4, [r6], #1
 800953c:	eba6 040a 	sub.w	r4, r6, sl
 8009540:	42a5      	cmp	r5, r4
 8009542:	4602      	mov	r2, r0
 8009544:	460b      	mov	r3, r1
 8009546:	d133      	bne.n	80095b0 <_dtoa_r+0x6e8>
 8009548:	f7f6 ff30 	bl	80003ac <__adddf3>
 800954c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009550:	4604      	mov	r4, r0
 8009552:	460d      	mov	r5, r1
 8009554:	f7f7 fb70 	bl	8000c38 <__aeabi_dcmpgt>
 8009558:	b9c0      	cbnz	r0, 800958c <_dtoa_r+0x6c4>
 800955a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800955e:	4620      	mov	r0, r4
 8009560:	4629      	mov	r1, r5
 8009562:	f7f7 fb41 	bl	8000be8 <__aeabi_dcmpeq>
 8009566:	b110      	cbz	r0, 800956e <_dtoa_r+0x6a6>
 8009568:	f018 0f01 	tst.w	r8, #1
 800956c:	d10e      	bne.n	800958c <_dtoa_r+0x6c4>
 800956e:	4648      	mov	r0, r9
 8009570:	9903      	ldr	r1, [sp, #12]
 8009572:	f000 fbbb 	bl	8009cec <_Bfree>
 8009576:	2300      	movs	r3, #0
 8009578:	7033      	strb	r3, [r6, #0]
 800957a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800957c:	3701      	adds	r7, #1
 800957e:	601f      	str	r7, [r3, #0]
 8009580:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009582:	2b00      	cmp	r3, #0
 8009584:	f000 824b 	beq.w	8009a1e <_dtoa_r+0xb56>
 8009588:	601e      	str	r6, [r3, #0]
 800958a:	e248      	b.n	8009a1e <_dtoa_r+0xb56>
 800958c:	46b8      	mov	r8, r7
 800958e:	4633      	mov	r3, r6
 8009590:	461e      	mov	r6, r3
 8009592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009596:	2a39      	cmp	r2, #57	@ 0x39
 8009598:	d106      	bne.n	80095a8 <_dtoa_r+0x6e0>
 800959a:	459a      	cmp	sl, r3
 800959c:	d1f8      	bne.n	8009590 <_dtoa_r+0x6c8>
 800959e:	2230      	movs	r2, #48	@ 0x30
 80095a0:	f108 0801 	add.w	r8, r8, #1
 80095a4:	f88a 2000 	strb.w	r2, [sl]
 80095a8:	781a      	ldrb	r2, [r3, #0]
 80095aa:	3201      	adds	r2, #1
 80095ac:	701a      	strb	r2, [r3, #0]
 80095ae:	e7a0      	b.n	80094f2 <_dtoa_r+0x62a>
 80095b0:	2200      	movs	r2, #0
 80095b2:	4b6f      	ldr	r3, [pc, #444]	@ (8009770 <_dtoa_r+0x8a8>)
 80095b4:	f7f7 f8b0 	bl	8000718 <__aeabi_dmul>
 80095b8:	2200      	movs	r2, #0
 80095ba:	2300      	movs	r3, #0
 80095bc:	4604      	mov	r4, r0
 80095be:	460d      	mov	r5, r1
 80095c0:	f7f7 fb12 	bl	8000be8 <__aeabi_dcmpeq>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	d09f      	beq.n	8009508 <_dtoa_r+0x640>
 80095c8:	e7d1      	b.n	800956e <_dtoa_r+0x6a6>
 80095ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80095cc:	2a00      	cmp	r2, #0
 80095ce:	f000 80ea 	beq.w	80097a6 <_dtoa_r+0x8de>
 80095d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80095d4:	2a01      	cmp	r2, #1
 80095d6:	f300 80cd 	bgt.w	8009774 <_dtoa_r+0x8ac>
 80095da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80095dc:	2a00      	cmp	r2, #0
 80095de:	f000 80c1 	beq.w	8009764 <_dtoa_r+0x89c>
 80095e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80095e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80095e8:	9e04      	ldr	r6, [sp, #16]
 80095ea:	9a04      	ldr	r2, [sp, #16]
 80095ec:	2101      	movs	r1, #1
 80095ee:	441a      	add	r2, r3
 80095f0:	9204      	str	r2, [sp, #16]
 80095f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095f4:	4648      	mov	r0, r9
 80095f6:	441a      	add	r2, r3
 80095f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095fa:	f000 fc75 	bl	8009ee8 <__i2b>
 80095fe:	4605      	mov	r5, r0
 8009600:	b166      	cbz	r6, 800961c <_dtoa_r+0x754>
 8009602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009604:	2b00      	cmp	r3, #0
 8009606:	dd09      	ble.n	800961c <_dtoa_r+0x754>
 8009608:	42b3      	cmp	r3, r6
 800960a:	bfa8      	it	ge
 800960c:	4633      	movge	r3, r6
 800960e:	9a04      	ldr	r2, [sp, #16]
 8009610:	1af6      	subs	r6, r6, r3
 8009612:	1ad2      	subs	r2, r2, r3
 8009614:	9204      	str	r2, [sp, #16]
 8009616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009618:	1ad3      	subs	r3, r2, r3
 800961a:	9309      	str	r3, [sp, #36]	@ 0x24
 800961c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800961e:	b30b      	cbz	r3, 8009664 <_dtoa_r+0x79c>
 8009620:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009622:	2b00      	cmp	r3, #0
 8009624:	f000 80c6 	beq.w	80097b4 <_dtoa_r+0x8ec>
 8009628:	2c00      	cmp	r4, #0
 800962a:	f000 80c0 	beq.w	80097ae <_dtoa_r+0x8e6>
 800962e:	4629      	mov	r1, r5
 8009630:	4622      	mov	r2, r4
 8009632:	4648      	mov	r0, r9
 8009634:	f000 fd10 	bl	800a058 <__pow5mult>
 8009638:	9a03      	ldr	r2, [sp, #12]
 800963a:	4601      	mov	r1, r0
 800963c:	4605      	mov	r5, r0
 800963e:	4648      	mov	r0, r9
 8009640:	f000 fc68 	bl	8009f14 <__multiply>
 8009644:	9903      	ldr	r1, [sp, #12]
 8009646:	4680      	mov	r8, r0
 8009648:	4648      	mov	r0, r9
 800964a:	f000 fb4f 	bl	8009cec <_Bfree>
 800964e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009650:	1b1b      	subs	r3, r3, r4
 8009652:	930a      	str	r3, [sp, #40]	@ 0x28
 8009654:	f000 80b1 	beq.w	80097ba <_dtoa_r+0x8f2>
 8009658:	4641      	mov	r1, r8
 800965a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800965c:	4648      	mov	r0, r9
 800965e:	f000 fcfb 	bl	800a058 <__pow5mult>
 8009662:	9003      	str	r0, [sp, #12]
 8009664:	2101      	movs	r1, #1
 8009666:	4648      	mov	r0, r9
 8009668:	f000 fc3e 	bl	8009ee8 <__i2b>
 800966c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800966e:	4604      	mov	r4, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	f000 81d8 	beq.w	8009a26 <_dtoa_r+0xb5e>
 8009676:	461a      	mov	r2, r3
 8009678:	4601      	mov	r1, r0
 800967a:	4648      	mov	r0, r9
 800967c:	f000 fcec 	bl	800a058 <__pow5mult>
 8009680:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009682:	4604      	mov	r4, r0
 8009684:	2b01      	cmp	r3, #1
 8009686:	f300 809f 	bgt.w	80097c8 <_dtoa_r+0x900>
 800968a:	9b06      	ldr	r3, [sp, #24]
 800968c:	2b00      	cmp	r3, #0
 800968e:	f040 8097 	bne.w	80097c0 <_dtoa_r+0x8f8>
 8009692:	9b07      	ldr	r3, [sp, #28]
 8009694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009698:	2b00      	cmp	r3, #0
 800969a:	f040 8093 	bne.w	80097c4 <_dtoa_r+0x8fc>
 800969e:	9b07      	ldr	r3, [sp, #28]
 80096a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80096a4:	0d1b      	lsrs	r3, r3, #20
 80096a6:	051b      	lsls	r3, r3, #20
 80096a8:	b133      	cbz	r3, 80096b8 <_dtoa_r+0x7f0>
 80096aa:	9b04      	ldr	r3, [sp, #16]
 80096ac:	3301      	adds	r3, #1
 80096ae:	9304      	str	r3, [sp, #16]
 80096b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096b2:	3301      	adds	r3, #1
 80096b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096b6:	2301      	movs	r3, #1
 80096b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80096ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096bc:	2b00      	cmp	r3, #0
 80096be:	f000 81b8 	beq.w	8009a32 <_dtoa_r+0xb6a>
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096c8:	6918      	ldr	r0, [r3, #16]
 80096ca:	f000 fbc1 	bl	8009e50 <__hi0bits>
 80096ce:	f1c0 0020 	rsb	r0, r0, #32
 80096d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d4:	4418      	add	r0, r3
 80096d6:	f010 001f 	ands.w	r0, r0, #31
 80096da:	f000 8082 	beq.w	80097e2 <_dtoa_r+0x91a>
 80096de:	f1c0 0320 	rsb	r3, r0, #32
 80096e2:	2b04      	cmp	r3, #4
 80096e4:	dd73      	ble.n	80097ce <_dtoa_r+0x906>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	f1c0 001c 	rsb	r0, r0, #28
 80096ec:	4403      	add	r3, r0
 80096ee:	9304      	str	r3, [sp, #16]
 80096f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f2:	4406      	add	r6, r0
 80096f4:	4403      	add	r3, r0
 80096f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80096f8:	9b04      	ldr	r3, [sp, #16]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	dd05      	ble.n	800970a <_dtoa_r+0x842>
 80096fe:	461a      	mov	r2, r3
 8009700:	4648      	mov	r0, r9
 8009702:	9903      	ldr	r1, [sp, #12]
 8009704:	f000 fd02 	bl	800a10c <__lshift>
 8009708:	9003      	str	r0, [sp, #12]
 800970a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800970c:	2b00      	cmp	r3, #0
 800970e:	dd05      	ble.n	800971c <_dtoa_r+0x854>
 8009710:	4621      	mov	r1, r4
 8009712:	461a      	mov	r2, r3
 8009714:	4648      	mov	r0, r9
 8009716:	f000 fcf9 	bl	800a10c <__lshift>
 800971a:	4604      	mov	r4, r0
 800971c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800971e:	2b00      	cmp	r3, #0
 8009720:	d061      	beq.n	80097e6 <_dtoa_r+0x91e>
 8009722:	4621      	mov	r1, r4
 8009724:	9803      	ldr	r0, [sp, #12]
 8009726:	f000 fd5d 	bl	800a1e4 <__mcmp>
 800972a:	2800      	cmp	r0, #0
 800972c:	da5b      	bge.n	80097e6 <_dtoa_r+0x91e>
 800972e:	2300      	movs	r3, #0
 8009730:	220a      	movs	r2, #10
 8009732:	4648      	mov	r0, r9
 8009734:	9903      	ldr	r1, [sp, #12]
 8009736:	f000 fafb 	bl	8009d30 <__multadd>
 800973a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800973c:	f107 38ff 	add.w	r8, r7, #4294967295
 8009740:	9003      	str	r0, [sp, #12]
 8009742:	2b00      	cmp	r3, #0
 8009744:	f000 8177 	beq.w	8009a36 <_dtoa_r+0xb6e>
 8009748:	4629      	mov	r1, r5
 800974a:	2300      	movs	r3, #0
 800974c:	220a      	movs	r2, #10
 800974e:	4648      	mov	r0, r9
 8009750:	f000 faee 	bl	8009d30 <__multadd>
 8009754:	f1bb 0f00 	cmp.w	fp, #0
 8009758:	4605      	mov	r5, r0
 800975a:	dc6f      	bgt.n	800983c <_dtoa_r+0x974>
 800975c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800975e:	2b02      	cmp	r3, #2
 8009760:	dc49      	bgt.n	80097f6 <_dtoa_r+0x92e>
 8009762:	e06b      	b.n	800983c <_dtoa_r+0x974>
 8009764:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009766:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800976a:	e73c      	b.n	80095e6 <_dtoa_r+0x71e>
 800976c:	3fe00000 	.word	0x3fe00000
 8009770:	40240000 	.word	0x40240000
 8009774:	9b08      	ldr	r3, [sp, #32]
 8009776:	1e5c      	subs	r4, r3, #1
 8009778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800977a:	42a3      	cmp	r3, r4
 800977c:	db09      	blt.n	8009792 <_dtoa_r+0x8ca>
 800977e:	1b1c      	subs	r4, r3, r4
 8009780:	9b08      	ldr	r3, [sp, #32]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f6bf af30 	bge.w	80095e8 <_dtoa_r+0x720>
 8009788:	9b04      	ldr	r3, [sp, #16]
 800978a:	9a08      	ldr	r2, [sp, #32]
 800978c:	1a9e      	subs	r6, r3, r2
 800978e:	2300      	movs	r3, #0
 8009790:	e72b      	b.n	80095ea <_dtoa_r+0x722>
 8009792:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009794:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009796:	1ae3      	subs	r3, r4, r3
 8009798:	441a      	add	r2, r3
 800979a:	940a      	str	r4, [sp, #40]	@ 0x28
 800979c:	9e04      	ldr	r6, [sp, #16]
 800979e:	2400      	movs	r4, #0
 80097a0:	9b08      	ldr	r3, [sp, #32]
 80097a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80097a4:	e721      	b.n	80095ea <_dtoa_r+0x722>
 80097a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80097a8:	9e04      	ldr	r6, [sp, #16]
 80097aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80097ac:	e728      	b.n	8009600 <_dtoa_r+0x738>
 80097ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80097b2:	e751      	b.n	8009658 <_dtoa_r+0x790>
 80097b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80097b6:	9903      	ldr	r1, [sp, #12]
 80097b8:	e750      	b.n	800965c <_dtoa_r+0x794>
 80097ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80097be:	e751      	b.n	8009664 <_dtoa_r+0x79c>
 80097c0:	2300      	movs	r3, #0
 80097c2:	e779      	b.n	80096b8 <_dtoa_r+0x7f0>
 80097c4:	9b06      	ldr	r3, [sp, #24]
 80097c6:	e777      	b.n	80096b8 <_dtoa_r+0x7f0>
 80097c8:	2300      	movs	r3, #0
 80097ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80097cc:	e779      	b.n	80096c2 <_dtoa_r+0x7fa>
 80097ce:	d093      	beq.n	80096f8 <_dtoa_r+0x830>
 80097d0:	9a04      	ldr	r2, [sp, #16]
 80097d2:	331c      	adds	r3, #28
 80097d4:	441a      	add	r2, r3
 80097d6:	9204      	str	r2, [sp, #16]
 80097d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097da:	441e      	add	r6, r3
 80097dc:	441a      	add	r2, r3
 80097de:	9209      	str	r2, [sp, #36]	@ 0x24
 80097e0:	e78a      	b.n	80096f8 <_dtoa_r+0x830>
 80097e2:	4603      	mov	r3, r0
 80097e4:	e7f4      	b.n	80097d0 <_dtoa_r+0x908>
 80097e6:	9b08      	ldr	r3, [sp, #32]
 80097e8:	46b8      	mov	r8, r7
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	dc20      	bgt.n	8009830 <_dtoa_r+0x968>
 80097ee:	469b      	mov	fp, r3
 80097f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	dd1e      	ble.n	8009834 <_dtoa_r+0x96c>
 80097f6:	f1bb 0f00 	cmp.w	fp, #0
 80097fa:	f47f adb1 	bne.w	8009360 <_dtoa_r+0x498>
 80097fe:	4621      	mov	r1, r4
 8009800:	465b      	mov	r3, fp
 8009802:	2205      	movs	r2, #5
 8009804:	4648      	mov	r0, r9
 8009806:	f000 fa93 	bl	8009d30 <__multadd>
 800980a:	4601      	mov	r1, r0
 800980c:	4604      	mov	r4, r0
 800980e:	9803      	ldr	r0, [sp, #12]
 8009810:	f000 fce8 	bl	800a1e4 <__mcmp>
 8009814:	2800      	cmp	r0, #0
 8009816:	f77f ada3 	ble.w	8009360 <_dtoa_r+0x498>
 800981a:	4656      	mov	r6, sl
 800981c:	2331      	movs	r3, #49	@ 0x31
 800981e:	f108 0801 	add.w	r8, r8, #1
 8009822:	f806 3b01 	strb.w	r3, [r6], #1
 8009826:	e59f      	b.n	8009368 <_dtoa_r+0x4a0>
 8009828:	46b8      	mov	r8, r7
 800982a:	9c08      	ldr	r4, [sp, #32]
 800982c:	4625      	mov	r5, r4
 800982e:	e7f4      	b.n	800981a <_dtoa_r+0x952>
 8009830:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009836:	2b00      	cmp	r3, #0
 8009838:	f000 8101 	beq.w	8009a3e <_dtoa_r+0xb76>
 800983c:	2e00      	cmp	r6, #0
 800983e:	dd05      	ble.n	800984c <_dtoa_r+0x984>
 8009840:	4629      	mov	r1, r5
 8009842:	4632      	mov	r2, r6
 8009844:	4648      	mov	r0, r9
 8009846:	f000 fc61 	bl	800a10c <__lshift>
 800984a:	4605      	mov	r5, r0
 800984c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800984e:	2b00      	cmp	r3, #0
 8009850:	d05c      	beq.n	800990c <_dtoa_r+0xa44>
 8009852:	4648      	mov	r0, r9
 8009854:	6869      	ldr	r1, [r5, #4]
 8009856:	f000 fa09 	bl	8009c6c <_Balloc>
 800985a:	4606      	mov	r6, r0
 800985c:	b928      	cbnz	r0, 800986a <_dtoa_r+0x9a2>
 800985e:	4602      	mov	r2, r0
 8009860:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009864:	4b80      	ldr	r3, [pc, #512]	@ (8009a68 <_dtoa_r+0xba0>)
 8009866:	f7ff bb43 	b.w	8008ef0 <_dtoa_r+0x28>
 800986a:	692a      	ldr	r2, [r5, #16]
 800986c:	f105 010c 	add.w	r1, r5, #12
 8009870:	3202      	adds	r2, #2
 8009872:	0092      	lsls	r2, r2, #2
 8009874:	300c      	adds	r0, #12
 8009876:	f7ff fa8a 	bl	8008d8e <memcpy>
 800987a:	2201      	movs	r2, #1
 800987c:	4631      	mov	r1, r6
 800987e:	4648      	mov	r0, r9
 8009880:	f000 fc44 	bl	800a10c <__lshift>
 8009884:	462f      	mov	r7, r5
 8009886:	4605      	mov	r5, r0
 8009888:	f10a 0301 	add.w	r3, sl, #1
 800988c:	9304      	str	r3, [sp, #16]
 800988e:	eb0a 030b 	add.w	r3, sl, fp
 8009892:	930a      	str	r3, [sp, #40]	@ 0x28
 8009894:	9b06      	ldr	r3, [sp, #24]
 8009896:	f003 0301 	and.w	r3, r3, #1
 800989a:	9309      	str	r3, [sp, #36]	@ 0x24
 800989c:	9b04      	ldr	r3, [sp, #16]
 800989e:	4621      	mov	r1, r4
 80098a0:	9803      	ldr	r0, [sp, #12]
 80098a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80098a6:	f7ff fa85 	bl	8008db4 <quorem>
 80098aa:	4603      	mov	r3, r0
 80098ac:	4639      	mov	r1, r7
 80098ae:	3330      	adds	r3, #48	@ 0x30
 80098b0:	9006      	str	r0, [sp, #24]
 80098b2:	9803      	ldr	r0, [sp, #12]
 80098b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098b6:	f000 fc95 	bl	800a1e4 <__mcmp>
 80098ba:	462a      	mov	r2, r5
 80098bc:	9008      	str	r0, [sp, #32]
 80098be:	4621      	mov	r1, r4
 80098c0:	4648      	mov	r0, r9
 80098c2:	f000 fcab 	bl	800a21c <__mdiff>
 80098c6:	68c2      	ldr	r2, [r0, #12]
 80098c8:	4606      	mov	r6, r0
 80098ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098cc:	bb02      	cbnz	r2, 8009910 <_dtoa_r+0xa48>
 80098ce:	4601      	mov	r1, r0
 80098d0:	9803      	ldr	r0, [sp, #12]
 80098d2:	f000 fc87 	bl	800a1e4 <__mcmp>
 80098d6:	4602      	mov	r2, r0
 80098d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098da:	4631      	mov	r1, r6
 80098dc:	4648      	mov	r0, r9
 80098de:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80098e2:	f000 fa03 	bl	8009cec <_Bfree>
 80098e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80098ea:	9e04      	ldr	r6, [sp, #16]
 80098ec:	ea42 0103 	orr.w	r1, r2, r3
 80098f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f2:	4319      	orrs	r1, r3
 80098f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098f6:	d10d      	bne.n	8009914 <_dtoa_r+0xa4c>
 80098f8:	2b39      	cmp	r3, #57	@ 0x39
 80098fa:	d027      	beq.n	800994c <_dtoa_r+0xa84>
 80098fc:	9a08      	ldr	r2, [sp, #32]
 80098fe:	2a00      	cmp	r2, #0
 8009900:	dd01      	ble.n	8009906 <_dtoa_r+0xa3e>
 8009902:	9b06      	ldr	r3, [sp, #24]
 8009904:	3331      	adds	r3, #49	@ 0x31
 8009906:	f88b 3000 	strb.w	r3, [fp]
 800990a:	e52e      	b.n	800936a <_dtoa_r+0x4a2>
 800990c:	4628      	mov	r0, r5
 800990e:	e7b9      	b.n	8009884 <_dtoa_r+0x9bc>
 8009910:	2201      	movs	r2, #1
 8009912:	e7e2      	b.n	80098da <_dtoa_r+0xa12>
 8009914:	9908      	ldr	r1, [sp, #32]
 8009916:	2900      	cmp	r1, #0
 8009918:	db04      	blt.n	8009924 <_dtoa_r+0xa5c>
 800991a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800991c:	4301      	orrs	r1, r0
 800991e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009920:	4301      	orrs	r1, r0
 8009922:	d120      	bne.n	8009966 <_dtoa_r+0xa9e>
 8009924:	2a00      	cmp	r2, #0
 8009926:	ddee      	ble.n	8009906 <_dtoa_r+0xa3e>
 8009928:	2201      	movs	r2, #1
 800992a:	9903      	ldr	r1, [sp, #12]
 800992c:	4648      	mov	r0, r9
 800992e:	9304      	str	r3, [sp, #16]
 8009930:	f000 fbec 	bl	800a10c <__lshift>
 8009934:	4621      	mov	r1, r4
 8009936:	9003      	str	r0, [sp, #12]
 8009938:	f000 fc54 	bl	800a1e4 <__mcmp>
 800993c:	2800      	cmp	r0, #0
 800993e:	9b04      	ldr	r3, [sp, #16]
 8009940:	dc02      	bgt.n	8009948 <_dtoa_r+0xa80>
 8009942:	d1e0      	bne.n	8009906 <_dtoa_r+0xa3e>
 8009944:	07da      	lsls	r2, r3, #31
 8009946:	d5de      	bpl.n	8009906 <_dtoa_r+0xa3e>
 8009948:	2b39      	cmp	r3, #57	@ 0x39
 800994a:	d1da      	bne.n	8009902 <_dtoa_r+0xa3a>
 800994c:	2339      	movs	r3, #57	@ 0x39
 800994e:	f88b 3000 	strb.w	r3, [fp]
 8009952:	4633      	mov	r3, r6
 8009954:	461e      	mov	r6, r3
 8009956:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800995a:	3b01      	subs	r3, #1
 800995c:	2a39      	cmp	r2, #57	@ 0x39
 800995e:	d04e      	beq.n	80099fe <_dtoa_r+0xb36>
 8009960:	3201      	adds	r2, #1
 8009962:	701a      	strb	r2, [r3, #0]
 8009964:	e501      	b.n	800936a <_dtoa_r+0x4a2>
 8009966:	2a00      	cmp	r2, #0
 8009968:	dd03      	ble.n	8009972 <_dtoa_r+0xaaa>
 800996a:	2b39      	cmp	r3, #57	@ 0x39
 800996c:	d0ee      	beq.n	800994c <_dtoa_r+0xa84>
 800996e:	3301      	adds	r3, #1
 8009970:	e7c9      	b.n	8009906 <_dtoa_r+0xa3e>
 8009972:	9a04      	ldr	r2, [sp, #16]
 8009974:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009976:	f802 3c01 	strb.w	r3, [r2, #-1]
 800997a:	428a      	cmp	r2, r1
 800997c:	d028      	beq.n	80099d0 <_dtoa_r+0xb08>
 800997e:	2300      	movs	r3, #0
 8009980:	220a      	movs	r2, #10
 8009982:	9903      	ldr	r1, [sp, #12]
 8009984:	4648      	mov	r0, r9
 8009986:	f000 f9d3 	bl	8009d30 <__multadd>
 800998a:	42af      	cmp	r7, r5
 800998c:	9003      	str	r0, [sp, #12]
 800998e:	f04f 0300 	mov.w	r3, #0
 8009992:	f04f 020a 	mov.w	r2, #10
 8009996:	4639      	mov	r1, r7
 8009998:	4648      	mov	r0, r9
 800999a:	d107      	bne.n	80099ac <_dtoa_r+0xae4>
 800999c:	f000 f9c8 	bl	8009d30 <__multadd>
 80099a0:	4607      	mov	r7, r0
 80099a2:	4605      	mov	r5, r0
 80099a4:	9b04      	ldr	r3, [sp, #16]
 80099a6:	3301      	adds	r3, #1
 80099a8:	9304      	str	r3, [sp, #16]
 80099aa:	e777      	b.n	800989c <_dtoa_r+0x9d4>
 80099ac:	f000 f9c0 	bl	8009d30 <__multadd>
 80099b0:	4629      	mov	r1, r5
 80099b2:	4607      	mov	r7, r0
 80099b4:	2300      	movs	r3, #0
 80099b6:	220a      	movs	r2, #10
 80099b8:	4648      	mov	r0, r9
 80099ba:	f000 f9b9 	bl	8009d30 <__multadd>
 80099be:	4605      	mov	r5, r0
 80099c0:	e7f0      	b.n	80099a4 <_dtoa_r+0xadc>
 80099c2:	f1bb 0f00 	cmp.w	fp, #0
 80099c6:	bfcc      	ite	gt
 80099c8:	465e      	movgt	r6, fp
 80099ca:	2601      	movle	r6, #1
 80099cc:	2700      	movs	r7, #0
 80099ce:	4456      	add	r6, sl
 80099d0:	2201      	movs	r2, #1
 80099d2:	9903      	ldr	r1, [sp, #12]
 80099d4:	4648      	mov	r0, r9
 80099d6:	9304      	str	r3, [sp, #16]
 80099d8:	f000 fb98 	bl	800a10c <__lshift>
 80099dc:	4621      	mov	r1, r4
 80099de:	9003      	str	r0, [sp, #12]
 80099e0:	f000 fc00 	bl	800a1e4 <__mcmp>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	dcb4      	bgt.n	8009952 <_dtoa_r+0xa8a>
 80099e8:	d102      	bne.n	80099f0 <_dtoa_r+0xb28>
 80099ea:	9b04      	ldr	r3, [sp, #16]
 80099ec:	07db      	lsls	r3, r3, #31
 80099ee:	d4b0      	bmi.n	8009952 <_dtoa_r+0xa8a>
 80099f0:	4633      	mov	r3, r6
 80099f2:	461e      	mov	r6, r3
 80099f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099f8:	2a30      	cmp	r2, #48	@ 0x30
 80099fa:	d0fa      	beq.n	80099f2 <_dtoa_r+0xb2a>
 80099fc:	e4b5      	b.n	800936a <_dtoa_r+0x4a2>
 80099fe:	459a      	cmp	sl, r3
 8009a00:	d1a8      	bne.n	8009954 <_dtoa_r+0xa8c>
 8009a02:	2331      	movs	r3, #49	@ 0x31
 8009a04:	f108 0801 	add.w	r8, r8, #1
 8009a08:	f88a 3000 	strb.w	r3, [sl]
 8009a0c:	e4ad      	b.n	800936a <_dtoa_r+0x4a2>
 8009a0e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009a10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009a6c <_dtoa_r+0xba4>
 8009a14:	b11b      	cbz	r3, 8009a1e <_dtoa_r+0xb56>
 8009a16:	f10a 0308 	add.w	r3, sl, #8
 8009a1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009a1c:	6013      	str	r3, [r2, #0]
 8009a1e:	4650      	mov	r0, sl
 8009a20:	b017      	add	sp, #92	@ 0x5c
 8009a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	f77f ae2e 	ble.w	800968a <_dtoa_r+0x7c2>
 8009a2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a30:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a32:	2001      	movs	r0, #1
 8009a34:	e64d      	b.n	80096d2 <_dtoa_r+0x80a>
 8009a36:	f1bb 0f00 	cmp.w	fp, #0
 8009a3a:	f77f aed9 	ble.w	80097f0 <_dtoa_r+0x928>
 8009a3e:	4656      	mov	r6, sl
 8009a40:	4621      	mov	r1, r4
 8009a42:	9803      	ldr	r0, [sp, #12]
 8009a44:	f7ff f9b6 	bl	8008db4 <quorem>
 8009a48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009a4c:	f806 3b01 	strb.w	r3, [r6], #1
 8009a50:	eba6 020a 	sub.w	r2, r6, sl
 8009a54:	4593      	cmp	fp, r2
 8009a56:	ddb4      	ble.n	80099c2 <_dtoa_r+0xafa>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	220a      	movs	r2, #10
 8009a5c:	4648      	mov	r0, r9
 8009a5e:	9903      	ldr	r1, [sp, #12]
 8009a60:	f000 f966 	bl	8009d30 <__multadd>
 8009a64:	9003      	str	r0, [sp, #12]
 8009a66:	e7eb      	b.n	8009a40 <_dtoa_r+0xb78>
 8009a68:	0800c78f 	.word	0x0800c78f
 8009a6c:	0800c713 	.word	0x0800c713

08009a70 <_free_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	4605      	mov	r5, r0
 8009a74:	2900      	cmp	r1, #0
 8009a76:	d040      	beq.n	8009afa <_free_r+0x8a>
 8009a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a7c:	1f0c      	subs	r4, r1, #4
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	bfb8      	it	lt
 8009a82:	18e4      	addlt	r4, r4, r3
 8009a84:	f000 f8e6 	bl	8009c54 <__malloc_lock>
 8009a88:	4a1c      	ldr	r2, [pc, #112]	@ (8009afc <_free_r+0x8c>)
 8009a8a:	6813      	ldr	r3, [r2, #0]
 8009a8c:	b933      	cbnz	r3, 8009a9c <_free_r+0x2c>
 8009a8e:	6063      	str	r3, [r4, #4]
 8009a90:	6014      	str	r4, [r2, #0]
 8009a92:	4628      	mov	r0, r5
 8009a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a98:	f000 b8e2 	b.w	8009c60 <__malloc_unlock>
 8009a9c:	42a3      	cmp	r3, r4
 8009a9e:	d908      	bls.n	8009ab2 <_free_r+0x42>
 8009aa0:	6820      	ldr	r0, [r4, #0]
 8009aa2:	1821      	adds	r1, r4, r0
 8009aa4:	428b      	cmp	r3, r1
 8009aa6:	bf01      	itttt	eq
 8009aa8:	6819      	ldreq	r1, [r3, #0]
 8009aaa:	685b      	ldreq	r3, [r3, #4]
 8009aac:	1809      	addeq	r1, r1, r0
 8009aae:	6021      	streq	r1, [r4, #0]
 8009ab0:	e7ed      	b.n	8009a8e <_free_r+0x1e>
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	b10b      	cbz	r3, 8009abc <_free_r+0x4c>
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	d9fa      	bls.n	8009ab2 <_free_r+0x42>
 8009abc:	6811      	ldr	r1, [r2, #0]
 8009abe:	1850      	adds	r0, r2, r1
 8009ac0:	42a0      	cmp	r0, r4
 8009ac2:	d10b      	bne.n	8009adc <_free_r+0x6c>
 8009ac4:	6820      	ldr	r0, [r4, #0]
 8009ac6:	4401      	add	r1, r0
 8009ac8:	1850      	adds	r0, r2, r1
 8009aca:	4283      	cmp	r3, r0
 8009acc:	6011      	str	r1, [r2, #0]
 8009ace:	d1e0      	bne.n	8009a92 <_free_r+0x22>
 8009ad0:	6818      	ldr	r0, [r3, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	4408      	add	r0, r1
 8009ad6:	6010      	str	r0, [r2, #0]
 8009ad8:	6053      	str	r3, [r2, #4]
 8009ada:	e7da      	b.n	8009a92 <_free_r+0x22>
 8009adc:	d902      	bls.n	8009ae4 <_free_r+0x74>
 8009ade:	230c      	movs	r3, #12
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	e7d6      	b.n	8009a92 <_free_r+0x22>
 8009ae4:	6820      	ldr	r0, [r4, #0]
 8009ae6:	1821      	adds	r1, r4, r0
 8009ae8:	428b      	cmp	r3, r1
 8009aea:	bf01      	itttt	eq
 8009aec:	6819      	ldreq	r1, [r3, #0]
 8009aee:	685b      	ldreq	r3, [r3, #4]
 8009af0:	1809      	addeq	r1, r1, r0
 8009af2:	6021      	streq	r1, [r4, #0]
 8009af4:	6063      	str	r3, [r4, #4]
 8009af6:	6054      	str	r4, [r2, #4]
 8009af8:	e7cb      	b.n	8009a92 <_free_r+0x22>
 8009afa:	bd38      	pop	{r3, r4, r5, pc}
 8009afc:	20000a14 	.word	0x20000a14

08009b00 <malloc>:
 8009b00:	4b02      	ldr	r3, [pc, #8]	@ (8009b0c <malloc+0xc>)
 8009b02:	4601      	mov	r1, r0
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	f000 b825 	b.w	8009b54 <_malloc_r>
 8009b0a:	bf00      	nop
 8009b0c:	20000018 	.word	0x20000018

08009b10 <sbrk_aligned>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	4e0f      	ldr	r6, [pc, #60]	@ (8009b50 <sbrk_aligned+0x40>)
 8009b14:	460c      	mov	r4, r1
 8009b16:	6831      	ldr	r1, [r6, #0]
 8009b18:	4605      	mov	r5, r0
 8009b1a:	b911      	cbnz	r1, 8009b22 <sbrk_aligned+0x12>
 8009b1c:	f001 fdee 	bl	800b6fc <_sbrk_r>
 8009b20:	6030      	str	r0, [r6, #0]
 8009b22:	4621      	mov	r1, r4
 8009b24:	4628      	mov	r0, r5
 8009b26:	f001 fde9 	bl	800b6fc <_sbrk_r>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	d103      	bne.n	8009b36 <sbrk_aligned+0x26>
 8009b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8009b32:	4620      	mov	r0, r4
 8009b34:	bd70      	pop	{r4, r5, r6, pc}
 8009b36:	1cc4      	adds	r4, r0, #3
 8009b38:	f024 0403 	bic.w	r4, r4, #3
 8009b3c:	42a0      	cmp	r0, r4
 8009b3e:	d0f8      	beq.n	8009b32 <sbrk_aligned+0x22>
 8009b40:	1a21      	subs	r1, r4, r0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f001 fdda 	bl	800b6fc <_sbrk_r>
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d1f2      	bne.n	8009b32 <sbrk_aligned+0x22>
 8009b4c:	e7ef      	b.n	8009b2e <sbrk_aligned+0x1e>
 8009b4e:	bf00      	nop
 8009b50:	20000a10 	.word	0x20000a10

08009b54 <_malloc_r>:
 8009b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b58:	1ccd      	adds	r5, r1, #3
 8009b5a:	f025 0503 	bic.w	r5, r5, #3
 8009b5e:	3508      	adds	r5, #8
 8009b60:	2d0c      	cmp	r5, #12
 8009b62:	bf38      	it	cc
 8009b64:	250c      	movcc	r5, #12
 8009b66:	2d00      	cmp	r5, #0
 8009b68:	4606      	mov	r6, r0
 8009b6a:	db01      	blt.n	8009b70 <_malloc_r+0x1c>
 8009b6c:	42a9      	cmp	r1, r5
 8009b6e:	d904      	bls.n	8009b7a <_malloc_r+0x26>
 8009b70:	230c      	movs	r3, #12
 8009b72:	6033      	str	r3, [r6, #0]
 8009b74:	2000      	movs	r0, #0
 8009b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c50 <_malloc_r+0xfc>
 8009b7e:	f000 f869 	bl	8009c54 <__malloc_lock>
 8009b82:	f8d8 3000 	ldr.w	r3, [r8]
 8009b86:	461c      	mov	r4, r3
 8009b88:	bb44      	cbnz	r4, 8009bdc <_malloc_r+0x88>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7ff ffbf 	bl	8009b10 <sbrk_aligned>
 8009b92:	1c43      	adds	r3, r0, #1
 8009b94:	4604      	mov	r4, r0
 8009b96:	d158      	bne.n	8009c4a <_malloc_r+0xf6>
 8009b98:	f8d8 4000 	ldr.w	r4, [r8]
 8009b9c:	4627      	mov	r7, r4
 8009b9e:	2f00      	cmp	r7, #0
 8009ba0:	d143      	bne.n	8009c2a <_malloc_r+0xd6>
 8009ba2:	2c00      	cmp	r4, #0
 8009ba4:	d04b      	beq.n	8009c3e <_malloc_r+0xea>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	4639      	mov	r1, r7
 8009baa:	4630      	mov	r0, r6
 8009bac:	eb04 0903 	add.w	r9, r4, r3
 8009bb0:	f001 fda4 	bl	800b6fc <_sbrk_r>
 8009bb4:	4581      	cmp	r9, r0
 8009bb6:	d142      	bne.n	8009c3e <_malloc_r+0xea>
 8009bb8:	6821      	ldr	r1, [r4, #0]
 8009bba:	4630      	mov	r0, r6
 8009bbc:	1a6d      	subs	r5, r5, r1
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	f7ff ffa6 	bl	8009b10 <sbrk_aligned>
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	d03a      	beq.n	8009c3e <_malloc_r+0xea>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	442b      	add	r3, r5
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	f8d8 3000 	ldr.w	r3, [r8]
 8009bd2:	685a      	ldr	r2, [r3, #4]
 8009bd4:	bb62      	cbnz	r2, 8009c30 <_malloc_r+0xdc>
 8009bd6:	f8c8 7000 	str.w	r7, [r8]
 8009bda:	e00f      	b.n	8009bfc <_malloc_r+0xa8>
 8009bdc:	6822      	ldr	r2, [r4, #0]
 8009bde:	1b52      	subs	r2, r2, r5
 8009be0:	d420      	bmi.n	8009c24 <_malloc_r+0xd0>
 8009be2:	2a0b      	cmp	r2, #11
 8009be4:	d917      	bls.n	8009c16 <_malloc_r+0xc2>
 8009be6:	1961      	adds	r1, r4, r5
 8009be8:	42a3      	cmp	r3, r4
 8009bea:	6025      	str	r5, [r4, #0]
 8009bec:	bf18      	it	ne
 8009bee:	6059      	strne	r1, [r3, #4]
 8009bf0:	6863      	ldr	r3, [r4, #4]
 8009bf2:	bf08      	it	eq
 8009bf4:	f8c8 1000 	streq.w	r1, [r8]
 8009bf8:	5162      	str	r2, [r4, r5]
 8009bfa:	604b      	str	r3, [r1, #4]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 f82f 	bl	8009c60 <__malloc_unlock>
 8009c02:	f104 000b 	add.w	r0, r4, #11
 8009c06:	1d23      	adds	r3, r4, #4
 8009c08:	f020 0007 	bic.w	r0, r0, #7
 8009c0c:	1ac2      	subs	r2, r0, r3
 8009c0e:	bf1c      	itt	ne
 8009c10:	1a1b      	subne	r3, r3, r0
 8009c12:	50a3      	strne	r3, [r4, r2]
 8009c14:	e7af      	b.n	8009b76 <_malloc_r+0x22>
 8009c16:	6862      	ldr	r2, [r4, #4]
 8009c18:	42a3      	cmp	r3, r4
 8009c1a:	bf0c      	ite	eq
 8009c1c:	f8c8 2000 	streq.w	r2, [r8]
 8009c20:	605a      	strne	r2, [r3, #4]
 8009c22:	e7eb      	b.n	8009bfc <_malloc_r+0xa8>
 8009c24:	4623      	mov	r3, r4
 8009c26:	6864      	ldr	r4, [r4, #4]
 8009c28:	e7ae      	b.n	8009b88 <_malloc_r+0x34>
 8009c2a:	463c      	mov	r4, r7
 8009c2c:	687f      	ldr	r7, [r7, #4]
 8009c2e:	e7b6      	b.n	8009b9e <_malloc_r+0x4a>
 8009c30:	461a      	mov	r2, r3
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	d1fb      	bne.n	8009c30 <_malloc_r+0xdc>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	6053      	str	r3, [r2, #4]
 8009c3c:	e7de      	b.n	8009bfc <_malloc_r+0xa8>
 8009c3e:	230c      	movs	r3, #12
 8009c40:	4630      	mov	r0, r6
 8009c42:	6033      	str	r3, [r6, #0]
 8009c44:	f000 f80c 	bl	8009c60 <__malloc_unlock>
 8009c48:	e794      	b.n	8009b74 <_malloc_r+0x20>
 8009c4a:	6005      	str	r5, [r0, #0]
 8009c4c:	e7d6      	b.n	8009bfc <_malloc_r+0xa8>
 8009c4e:	bf00      	nop
 8009c50:	20000a14 	.word	0x20000a14

08009c54 <__malloc_lock>:
 8009c54:	4801      	ldr	r0, [pc, #4]	@ (8009c5c <__malloc_lock+0x8>)
 8009c56:	f7ff b88a 	b.w	8008d6e <__retarget_lock_acquire_recursive>
 8009c5a:	bf00      	nop
 8009c5c:	20000a0c 	.word	0x20000a0c

08009c60 <__malloc_unlock>:
 8009c60:	4801      	ldr	r0, [pc, #4]	@ (8009c68 <__malloc_unlock+0x8>)
 8009c62:	f7ff b885 	b.w	8008d70 <__retarget_lock_release_recursive>
 8009c66:	bf00      	nop
 8009c68:	20000a0c 	.word	0x20000a0c

08009c6c <_Balloc>:
 8009c6c:	b570      	push	{r4, r5, r6, lr}
 8009c6e:	69c6      	ldr	r6, [r0, #28]
 8009c70:	4604      	mov	r4, r0
 8009c72:	460d      	mov	r5, r1
 8009c74:	b976      	cbnz	r6, 8009c94 <_Balloc+0x28>
 8009c76:	2010      	movs	r0, #16
 8009c78:	f7ff ff42 	bl	8009b00 <malloc>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	61e0      	str	r0, [r4, #28]
 8009c80:	b920      	cbnz	r0, 8009c8c <_Balloc+0x20>
 8009c82:	216b      	movs	r1, #107	@ 0x6b
 8009c84:	4b17      	ldr	r3, [pc, #92]	@ (8009ce4 <_Balloc+0x78>)
 8009c86:	4818      	ldr	r0, [pc, #96]	@ (8009ce8 <_Balloc+0x7c>)
 8009c88:	f001 fd4e 	bl	800b728 <__assert_func>
 8009c8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c90:	6006      	str	r6, [r0, #0]
 8009c92:	60c6      	str	r6, [r0, #12]
 8009c94:	69e6      	ldr	r6, [r4, #28]
 8009c96:	68f3      	ldr	r3, [r6, #12]
 8009c98:	b183      	cbz	r3, 8009cbc <_Balloc+0x50>
 8009c9a:	69e3      	ldr	r3, [r4, #28]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ca2:	b9b8      	cbnz	r0, 8009cd4 <_Balloc+0x68>
 8009ca4:	2101      	movs	r1, #1
 8009ca6:	fa01 f605 	lsl.w	r6, r1, r5
 8009caa:	1d72      	adds	r2, r6, #5
 8009cac:	4620      	mov	r0, r4
 8009cae:	0092      	lsls	r2, r2, #2
 8009cb0:	f001 fd58 	bl	800b764 <_calloc_r>
 8009cb4:	b160      	cbz	r0, 8009cd0 <_Balloc+0x64>
 8009cb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009cba:	e00e      	b.n	8009cda <_Balloc+0x6e>
 8009cbc:	2221      	movs	r2, #33	@ 0x21
 8009cbe:	2104      	movs	r1, #4
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f001 fd4f 	bl	800b764 <_calloc_r>
 8009cc6:	69e3      	ldr	r3, [r4, #28]
 8009cc8:	60f0      	str	r0, [r6, #12]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1e4      	bne.n	8009c9a <_Balloc+0x2e>
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	6802      	ldr	r2, [r0, #0]
 8009cd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ce0:	e7f7      	b.n	8009cd2 <_Balloc+0x66>
 8009ce2:	bf00      	nop
 8009ce4:	0800c720 	.word	0x0800c720
 8009ce8:	0800c7a0 	.word	0x0800c7a0

08009cec <_Bfree>:
 8009cec:	b570      	push	{r4, r5, r6, lr}
 8009cee:	69c6      	ldr	r6, [r0, #28]
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	b976      	cbnz	r6, 8009d14 <_Bfree+0x28>
 8009cf6:	2010      	movs	r0, #16
 8009cf8:	f7ff ff02 	bl	8009b00 <malloc>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	61e8      	str	r0, [r5, #28]
 8009d00:	b920      	cbnz	r0, 8009d0c <_Bfree+0x20>
 8009d02:	218f      	movs	r1, #143	@ 0x8f
 8009d04:	4b08      	ldr	r3, [pc, #32]	@ (8009d28 <_Bfree+0x3c>)
 8009d06:	4809      	ldr	r0, [pc, #36]	@ (8009d2c <_Bfree+0x40>)
 8009d08:	f001 fd0e 	bl	800b728 <__assert_func>
 8009d0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d10:	6006      	str	r6, [r0, #0]
 8009d12:	60c6      	str	r6, [r0, #12]
 8009d14:	b13c      	cbz	r4, 8009d26 <_Bfree+0x3a>
 8009d16:	69eb      	ldr	r3, [r5, #28]
 8009d18:	6862      	ldr	r2, [r4, #4]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009d20:	6021      	str	r1, [r4, #0]
 8009d22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009d26:	bd70      	pop	{r4, r5, r6, pc}
 8009d28:	0800c720 	.word	0x0800c720
 8009d2c:	0800c7a0 	.word	0x0800c7a0

08009d30 <__multadd>:
 8009d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d34:	4607      	mov	r7, r0
 8009d36:	460c      	mov	r4, r1
 8009d38:	461e      	mov	r6, r3
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	690d      	ldr	r5, [r1, #16]
 8009d3e:	f101 0c14 	add.w	ip, r1, #20
 8009d42:	f8dc 3000 	ldr.w	r3, [ip]
 8009d46:	3001      	adds	r0, #1
 8009d48:	b299      	uxth	r1, r3
 8009d4a:	fb02 6101 	mla	r1, r2, r1, r6
 8009d4e:	0c1e      	lsrs	r6, r3, #16
 8009d50:	0c0b      	lsrs	r3, r1, #16
 8009d52:	fb02 3306 	mla	r3, r2, r6, r3
 8009d56:	b289      	uxth	r1, r1
 8009d58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d5c:	4285      	cmp	r5, r0
 8009d5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d62:	f84c 1b04 	str.w	r1, [ip], #4
 8009d66:	dcec      	bgt.n	8009d42 <__multadd+0x12>
 8009d68:	b30e      	cbz	r6, 8009dae <__multadd+0x7e>
 8009d6a:	68a3      	ldr	r3, [r4, #8]
 8009d6c:	42ab      	cmp	r3, r5
 8009d6e:	dc19      	bgt.n	8009da4 <__multadd+0x74>
 8009d70:	6861      	ldr	r1, [r4, #4]
 8009d72:	4638      	mov	r0, r7
 8009d74:	3101      	adds	r1, #1
 8009d76:	f7ff ff79 	bl	8009c6c <_Balloc>
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	b928      	cbnz	r0, 8009d8a <__multadd+0x5a>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	21ba      	movs	r1, #186	@ 0xba
 8009d82:	4b0c      	ldr	r3, [pc, #48]	@ (8009db4 <__multadd+0x84>)
 8009d84:	480c      	ldr	r0, [pc, #48]	@ (8009db8 <__multadd+0x88>)
 8009d86:	f001 fccf 	bl	800b728 <__assert_func>
 8009d8a:	6922      	ldr	r2, [r4, #16]
 8009d8c:	f104 010c 	add.w	r1, r4, #12
 8009d90:	3202      	adds	r2, #2
 8009d92:	0092      	lsls	r2, r2, #2
 8009d94:	300c      	adds	r0, #12
 8009d96:	f7fe fffa 	bl	8008d8e <memcpy>
 8009d9a:	4621      	mov	r1, r4
 8009d9c:	4638      	mov	r0, r7
 8009d9e:	f7ff ffa5 	bl	8009cec <_Bfree>
 8009da2:	4644      	mov	r4, r8
 8009da4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009da8:	3501      	adds	r5, #1
 8009daa:	615e      	str	r6, [r3, #20]
 8009dac:	6125      	str	r5, [r4, #16]
 8009dae:	4620      	mov	r0, r4
 8009db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009db4:	0800c78f 	.word	0x0800c78f
 8009db8:	0800c7a0 	.word	0x0800c7a0

08009dbc <__s2b>:
 8009dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dc0:	4615      	mov	r5, r2
 8009dc2:	2209      	movs	r2, #9
 8009dc4:	461f      	mov	r7, r3
 8009dc6:	3308      	adds	r3, #8
 8009dc8:	460c      	mov	r4, r1
 8009dca:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dce:	4606      	mov	r6, r0
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	db09      	blt.n	8009dec <__s2b+0x30>
 8009dd8:	4630      	mov	r0, r6
 8009dda:	f7ff ff47 	bl	8009c6c <_Balloc>
 8009dde:	b940      	cbnz	r0, 8009df2 <__s2b+0x36>
 8009de0:	4602      	mov	r2, r0
 8009de2:	21d3      	movs	r1, #211	@ 0xd3
 8009de4:	4b18      	ldr	r3, [pc, #96]	@ (8009e48 <__s2b+0x8c>)
 8009de6:	4819      	ldr	r0, [pc, #100]	@ (8009e4c <__s2b+0x90>)
 8009de8:	f001 fc9e 	bl	800b728 <__assert_func>
 8009dec:	0052      	lsls	r2, r2, #1
 8009dee:	3101      	adds	r1, #1
 8009df0:	e7f0      	b.n	8009dd4 <__s2b+0x18>
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	2d09      	cmp	r5, #9
 8009df6:	6143      	str	r3, [r0, #20]
 8009df8:	f04f 0301 	mov.w	r3, #1
 8009dfc:	6103      	str	r3, [r0, #16]
 8009dfe:	dd16      	ble.n	8009e2e <__s2b+0x72>
 8009e00:	f104 0909 	add.w	r9, r4, #9
 8009e04:	46c8      	mov	r8, r9
 8009e06:	442c      	add	r4, r5
 8009e08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	220a      	movs	r2, #10
 8009e10:	4630      	mov	r0, r6
 8009e12:	3b30      	subs	r3, #48	@ 0x30
 8009e14:	f7ff ff8c 	bl	8009d30 <__multadd>
 8009e18:	45a0      	cmp	r8, r4
 8009e1a:	d1f5      	bne.n	8009e08 <__s2b+0x4c>
 8009e1c:	f1a5 0408 	sub.w	r4, r5, #8
 8009e20:	444c      	add	r4, r9
 8009e22:	1b2d      	subs	r5, r5, r4
 8009e24:	1963      	adds	r3, r4, r5
 8009e26:	42bb      	cmp	r3, r7
 8009e28:	db04      	blt.n	8009e34 <__s2b+0x78>
 8009e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e2e:	2509      	movs	r5, #9
 8009e30:	340a      	adds	r4, #10
 8009e32:	e7f6      	b.n	8009e22 <__s2b+0x66>
 8009e34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e38:	4601      	mov	r1, r0
 8009e3a:	220a      	movs	r2, #10
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	3b30      	subs	r3, #48	@ 0x30
 8009e40:	f7ff ff76 	bl	8009d30 <__multadd>
 8009e44:	e7ee      	b.n	8009e24 <__s2b+0x68>
 8009e46:	bf00      	nop
 8009e48:	0800c78f 	.word	0x0800c78f
 8009e4c:	0800c7a0 	.word	0x0800c7a0

08009e50 <__hi0bits>:
 8009e50:	4603      	mov	r3, r0
 8009e52:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009e56:	bf3a      	itte	cc
 8009e58:	0403      	lslcc	r3, r0, #16
 8009e5a:	2010      	movcc	r0, #16
 8009e5c:	2000      	movcs	r0, #0
 8009e5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e62:	bf3c      	itt	cc
 8009e64:	021b      	lslcc	r3, r3, #8
 8009e66:	3008      	addcc	r0, #8
 8009e68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e6c:	bf3c      	itt	cc
 8009e6e:	011b      	lslcc	r3, r3, #4
 8009e70:	3004      	addcc	r0, #4
 8009e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e76:	bf3c      	itt	cc
 8009e78:	009b      	lslcc	r3, r3, #2
 8009e7a:	3002      	addcc	r0, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	db05      	blt.n	8009e8c <__hi0bits+0x3c>
 8009e80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e84:	f100 0001 	add.w	r0, r0, #1
 8009e88:	bf08      	it	eq
 8009e8a:	2020      	moveq	r0, #32
 8009e8c:	4770      	bx	lr

08009e8e <__lo0bits>:
 8009e8e:	6803      	ldr	r3, [r0, #0]
 8009e90:	4602      	mov	r2, r0
 8009e92:	f013 0007 	ands.w	r0, r3, #7
 8009e96:	d00b      	beq.n	8009eb0 <__lo0bits+0x22>
 8009e98:	07d9      	lsls	r1, r3, #31
 8009e9a:	d421      	bmi.n	8009ee0 <__lo0bits+0x52>
 8009e9c:	0798      	lsls	r0, r3, #30
 8009e9e:	bf49      	itett	mi
 8009ea0:	085b      	lsrmi	r3, r3, #1
 8009ea2:	089b      	lsrpl	r3, r3, #2
 8009ea4:	2001      	movmi	r0, #1
 8009ea6:	6013      	strmi	r3, [r2, #0]
 8009ea8:	bf5c      	itt	pl
 8009eaa:	2002      	movpl	r0, #2
 8009eac:	6013      	strpl	r3, [r2, #0]
 8009eae:	4770      	bx	lr
 8009eb0:	b299      	uxth	r1, r3
 8009eb2:	b909      	cbnz	r1, 8009eb8 <__lo0bits+0x2a>
 8009eb4:	2010      	movs	r0, #16
 8009eb6:	0c1b      	lsrs	r3, r3, #16
 8009eb8:	b2d9      	uxtb	r1, r3
 8009eba:	b909      	cbnz	r1, 8009ec0 <__lo0bits+0x32>
 8009ebc:	3008      	adds	r0, #8
 8009ebe:	0a1b      	lsrs	r3, r3, #8
 8009ec0:	0719      	lsls	r1, r3, #28
 8009ec2:	bf04      	itt	eq
 8009ec4:	091b      	lsreq	r3, r3, #4
 8009ec6:	3004      	addeq	r0, #4
 8009ec8:	0799      	lsls	r1, r3, #30
 8009eca:	bf04      	itt	eq
 8009ecc:	089b      	lsreq	r3, r3, #2
 8009ece:	3002      	addeq	r0, #2
 8009ed0:	07d9      	lsls	r1, r3, #31
 8009ed2:	d403      	bmi.n	8009edc <__lo0bits+0x4e>
 8009ed4:	085b      	lsrs	r3, r3, #1
 8009ed6:	f100 0001 	add.w	r0, r0, #1
 8009eda:	d003      	beq.n	8009ee4 <__lo0bits+0x56>
 8009edc:	6013      	str	r3, [r2, #0]
 8009ede:	4770      	bx	lr
 8009ee0:	2000      	movs	r0, #0
 8009ee2:	4770      	bx	lr
 8009ee4:	2020      	movs	r0, #32
 8009ee6:	4770      	bx	lr

08009ee8 <__i2b>:
 8009ee8:	b510      	push	{r4, lr}
 8009eea:	460c      	mov	r4, r1
 8009eec:	2101      	movs	r1, #1
 8009eee:	f7ff febd 	bl	8009c6c <_Balloc>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	b928      	cbnz	r0, 8009f02 <__i2b+0x1a>
 8009ef6:	f240 1145 	movw	r1, #325	@ 0x145
 8009efa:	4b04      	ldr	r3, [pc, #16]	@ (8009f0c <__i2b+0x24>)
 8009efc:	4804      	ldr	r0, [pc, #16]	@ (8009f10 <__i2b+0x28>)
 8009efe:	f001 fc13 	bl	800b728 <__assert_func>
 8009f02:	2301      	movs	r3, #1
 8009f04:	6144      	str	r4, [r0, #20]
 8009f06:	6103      	str	r3, [r0, #16]
 8009f08:	bd10      	pop	{r4, pc}
 8009f0a:	bf00      	nop
 8009f0c:	0800c78f 	.word	0x0800c78f
 8009f10:	0800c7a0 	.word	0x0800c7a0

08009f14 <__multiply>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	4617      	mov	r7, r2
 8009f1a:	690a      	ldr	r2, [r1, #16]
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	4689      	mov	r9, r1
 8009f20:	429a      	cmp	r2, r3
 8009f22:	bfa2      	ittt	ge
 8009f24:	463b      	movge	r3, r7
 8009f26:	460f      	movge	r7, r1
 8009f28:	4699      	movge	r9, r3
 8009f2a:	693d      	ldr	r5, [r7, #16]
 8009f2c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	6879      	ldr	r1, [r7, #4]
 8009f34:	eb05 060a 	add.w	r6, r5, sl
 8009f38:	42b3      	cmp	r3, r6
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	bfb8      	it	lt
 8009f3e:	3101      	addlt	r1, #1
 8009f40:	f7ff fe94 	bl	8009c6c <_Balloc>
 8009f44:	b930      	cbnz	r0, 8009f54 <__multiply+0x40>
 8009f46:	4602      	mov	r2, r0
 8009f48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009f4c:	4b40      	ldr	r3, [pc, #256]	@ (800a050 <__multiply+0x13c>)
 8009f4e:	4841      	ldr	r0, [pc, #260]	@ (800a054 <__multiply+0x140>)
 8009f50:	f001 fbea 	bl	800b728 <__assert_func>
 8009f54:	f100 0414 	add.w	r4, r0, #20
 8009f58:	4623      	mov	r3, r4
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009f60:	4573      	cmp	r3, lr
 8009f62:	d320      	bcc.n	8009fa6 <__multiply+0x92>
 8009f64:	f107 0814 	add.w	r8, r7, #20
 8009f68:	f109 0114 	add.w	r1, r9, #20
 8009f6c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009f70:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009f74:	9302      	str	r3, [sp, #8]
 8009f76:	1beb      	subs	r3, r5, r7
 8009f78:	3b15      	subs	r3, #21
 8009f7a:	f023 0303 	bic.w	r3, r3, #3
 8009f7e:	3304      	adds	r3, #4
 8009f80:	3715      	adds	r7, #21
 8009f82:	42bd      	cmp	r5, r7
 8009f84:	bf38      	it	cc
 8009f86:	2304      	movcc	r3, #4
 8009f88:	9301      	str	r3, [sp, #4]
 8009f8a:	9b02      	ldr	r3, [sp, #8]
 8009f8c:	9103      	str	r1, [sp, #12]
 8009f8e:	428b      	cmp	r3, r1
 8009f90:	d80c      	bhi.n	8009fac <__multiply+0x98>
 8009f92:	2e00      	cmp	r6, #0
 8009f94:	dd03      	ble.n	8009f9e <__multiply+0x8a>
 8009f96:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d055      	beq.n	800a04a <__multiply+0x136>
 8009f9e:	6106      	str	r6, [r0, #16]
 8009fa0:	b005      	add	sp, #20
 8009fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa6:	f843 2b04 	str.w	r2, [r3], #4
 8009faa:	e7d9      	b.n	8009f60 <__multiply+0x4c>
 8009fac:	f8b1 a000 	ldrh.w	sl, [r1]
 8009fb0:	f1ba 0f00 	cmp.w	sl, #0
 8009fb4:	d01f      	beq.n	8009ff6 <__multiply+0xe2>
 8009fb6:	46c4      	mov	ip, r8
 8009fb8:	46a1      	mov	r9, r4
 8009fba:	2700      	movs	r7, #0
 8009fbc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009fc0:	f8d9 3000 	ldr.w	r3, [r9]
 8009fc4:	fa1f fb82 	uxth.w	fp, r2
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	fb0a 330b 	mla	r3, sl, fp, r3
 8009fce:	443b      	add	r3, r7
 8009fd0:	f8d9 7000 	ldr.w	r7, [r9]
 8009fd4:	0c12      	lsrs	r2, r2, #16
 8009fd6:	0c3f      	lsrs	r7, r7, #16
 8009fd8:	fb0a 7202 	mla	r2, sl, r2, r7
 8009fdc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009fe0:	b29b      	uxth	r3, r3
 8009fe2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fe6:	4565      	cmp	r5, ip
 8009fe8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009fec:	f849 3b04 	str.w	r3, [r9], #4
 8009ff0:	d8e4      	bhi.n	8009fbc <__multiply+0xa8>
 8009ff2:	9b01      	ldr	r3, [sp, #4]
 8009ff4:	50e7      	str	r7, [r4, r3]
 8009ff6:	9b03      	ldr	r3, [sp, #12]
 8009ff8:	3104      	adds	r1, #4
 8009ffa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ffe:	f1b9 0f00 	cmp.w	r9, #0
 800a002:	d020      	beq.n	800a046 <__multiply+0x132>
 800a004:	4647      	mov	r7, r8
 800a006:	46a4      	mov	ip, r4
 800a008:	f04f 0a00 	mov.w	sl, #0
 800a00c:	6823      	ldr	r3, [r4, #0]
 800a00e:	f8b7 b000 	ldrh.w	fp, [r7]
 800a012:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a016:	b29b      	uxth	r3, r3
 800a018:	fb09 220b 	mla	r2, r9, fp, r2
 800a01c:	4452      	add	r2, sl
 800a01e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a022:	f84c 3b04 	str.w	r3, [ip], #4
 800a026:	f857 3b04 	ldr.w	r3, [r7], #4
 800a02a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a02e:	f8bc 3000 	ldrh.w	r3, [ip]
 800a032:	42bd      	cmp	r5, r7
 800a034:	fb09 330a 	mla	r3, r9, sl, r3
 800a038:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a03c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a040:	d8e5      	bhi.n	800a00e <__multiply+0xfa>
 800a042:	9a01      	ldr	r2, [sp, #4]
 800a044:	50a3      	str	r3, [r4, r2]
 800a046:	3404      	adds	r4, #4
 800a048:	e79f      	b.n	8009f8a <__multiply+0x76>
 800a04a:	3e01      	subs	r6, #1
 800a04c:	e7a1      	b.n	8009f92 <__multiply+0x7e>
 800a04e:	bf00      	nop
 800a050:	0800c78f 	.word	0x0800c78f
 800a054:	0800c7a0 	.word	0x0800c7a0

0800a058 <__pow5mult>:
 800a058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a05c:	4615      	mov	r5, r2
 800a05e:	f012 0203 	ands.w	r2, r2, #3
 800a062:	4607      	mov	r7, r0
 800a064:	460e      	mov	r6, r1
 800a066:	d007      	beq.n	800a078 <__pow5mult+0x20>
 800a068:	4c25      	ldr	r4, [pc, #148]	@ (800a100 <__pow5mult+0xa8>)
 800a06a:	3a01      	subs	r2, #1
 800a06c:	2300      	movs	r3, #0
 800a06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a072:	f7ff fe5d 	bl	8009d30 <__multadd>
 800a076:	4606      	mov	r6, r0
 800a078:	10ad      	asrs	r5, r5, #2
 800a07a:	d03d      	beq.n	800a0f8 <__pow5mult+0xa0>
 800a07c:	69fc      	ldr	r4, [r7, #28]
 800a07e:	b97c      	cbnz	r4, 800a0a0 <__pow5mult+0x48>
 800a080:	2010      	movs	r0, #16
 800a082:	f7ff fd3d 	bl	8009b00 <malloc>
 800a086:	4602      	mov	r2, r0
 800a088:	61f8      	str	r0, [r7, #28]
 800a08a:	b928      	cbnz	r0, 800a098 <__pow5mult+0x40>
 800a08c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a090:	4b1c      	ldr	r3, [pc, #112]	@ (800a104 <__pow5mult+0xac>)
 800a092:	481d      	ldr	r0, [pc, #116]	@ (800a108 <__pow5mult+0xb0>)
 800a094:	f001 fb48 	bl	800b728 <__assert_func>
 800a098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a09c:	6004      	str	r4, [r0, #0]
 800a09e:	60c4      	str	r4, [r0, #12]
 800a0a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a0a8:	b94c      	cbnz	r4, 800a0be <__pow5mult+0x66>
 800a0aa:	f240 2171 	movw	r1, #625	@ 0x271
 800a0ae:	4638      	mov	r0, r7
 800a0b0:	f7ff ff1a 	bl	8009ee8 <__i2b>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	f8c8 0008 	str.w	r0, [r8, #8]
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	f04f 0900 	mov.w	r9, #0
 800a0c2:	07eb      	lsls	r3, r5, #31
 800a0c4:	d50a      	bpl.n	800a0dc <__pow5mult+0x84>
 800a0c6:	4631      	mov	r1, r6
 800a0c8:	4622      	mov	r2, r4
 800a0ca:	4638      	mov	r0, r7
 800a0cc:	f7ff ff22 	bl	8009f14 <__multiply>
 800a0d0:	4680      	mov	r8, r0
 800a0d2:	4631      	mov	r1, r6
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	f7ff fe09 	bl	8009cec <_Bfree>
 800a0da:	4646      	mov	r6, r8
 800a0dc:	106d      	asrs	r5, r5, #1
 800a0de:	d00b      	beq.n	800a0f8 <__pow5mult+0xa0>
 800a0e0:	6820      	ldr	r0, [r4, #0]
 800a0e2:	b938      	cbnz	r0, 800a0f4 <__pow5mult+0x9c>
 800a0e4:	4622      	mov	r2, r4
 800a0e6:	4621      	mov	r1, r4
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	f7ff ff13 	bl	8009f14 <__multiply>
 800a0ee:	6020      	str	r0, [r4, #0]
 800a0f0:	f8c0 9000 	str.w	r9, [r0]
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	e7e4      	b.n	800a0c2 <__pow5mult+0x6a>
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fe:	bf00      	nop
 800a100:	0800c8b0 	.word	0x0800c8b0
 800a104:	0800c720 	.word	0x0800c720
 800a108:	0800c7a0 	.word	0x0800c7a0

0800a10c <__lshift>:
 800a10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a110:	460c      	mov	r4, r1
 800a112:	4607      	mov	r7, r0
 800a114:	4691      	mov	r9, r2
 800a116:	6923      	ldr	r3, [r4, #16]
 800a118:	6849      	ldr	r1, [r1, #4]
 800a11a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a11e:	68a3      	ldr	r3, [r4, #8]
 800a120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a124:	f108 0601 	add.w	r6, r8, #1
 800a128:	42b3      	cmp	r3, r6
 800a12a:	db0b      	blt.n	800a144 <__lshift+0x38>
 800a12c:	4638      	mov	r0, r7
 800a12e:	f7ff fd9d 	bl	8009c6c <_Balloc>
 800a132:	4605      	mov	r5, r0
 800a134:	b948      	cbnz	r0, 800a14a <__lshift+0x3e>
 800a136:	4602      	mov	r2, r0
 800a138:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a13c:	4b27      	ldr	r3, [pc, #156]	@ (800a1dc <__lshift+0xd0>)
 800a13e:	4828      	ldr	r0, [pc, #160]	@ (800a1e0 <__lshift+0xd4>)
 800a140:	f001 faf2 	bl	800b728 <__assert_func>
 800a144:	3101      	adds	r1, #1
 800a146:	005b      	lsls	r3, r3, #1
 800a148:	e7ee      	b.n	800a128 <__lshift+0x1c>
 800a14a:	2300      	movs	r3, #0
 800a14c:	f100 0114 	add.w	r1, r0, #20
 800a150:	f100 0210 	add.w	r2, r0, #16
 800a154:	4618      	mov	r0, r3
 800a156:	4553      	cmp	r3, sl
 800a158:	db33      	blt.n	800a1c2 <__lshift+0xb6>
 800a15a:	6920      	ldr	r0, [r4, #16]
 800a15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a160:	f104 0314 	add.w	r3, r4, #20
 800a164:	f019 091f 	ands.w	r9, r9, #31
 800a168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a170:	d02b      	beq.n	800a1ca <__lshift+0xbe>
 800a172:	468a      	mov	sl, r1
 800a174:	2200      	movs	r2, #0
 800a176:	f1c9 0e20 	rsb	lr, r9, #32
 800a17a:	6818      	ldr	r0, [r3, #0]
 800a17c:	fa00 f009 	lsl.w	r0, r0, r9
 800a180:	4310      	orrs	r0, r2
 800a182:	f84a 0b04 	str.w	r0, [sl], #4
 800a186:	f853 2b04 	ldr.w	r2, [r3], #4
 800a18a:	459c      	cmp	ip, r3
 800a18c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a190:	d8f3      	bhi.n	800a17a <__lshift+0x6e>
 800a192:	ebac 0304 	sub.w	r3, ip, r4
 800a196:	3b15      	subs	r3, #21
 800a198:	f023 0303 	bic.w	r3, r3, #3
 800a19c:	3304      	adds	r3, #4
 800a19e:	f104 0015 	add.w	r0, r4, #21
 800a1a2:	4560      	cmp	r0, ip
 800a1a4:	bf88      	it	hi
 800a1a6:	2304      	movhi	r3, #4
 800a1a8:	50ca      	str	r2, [r1, r3]
 800a1aa:	b10a      	cbz	r2, 800a1b0 <__lshift+0xa4>
 800a1ac:	f108 0602 	add.w	r6, r8, #2
 800a1b0:	3e01      	subs	r6, #1
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	612e      	str	r6, [r5, #16]
 800a1b8:	f7ff fd98 	bl	8009cec <_Bfree>
 800a1bc:	4628      	mov	r0, r5
 800a1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	e7c5      	b.n	800a156 <__lshift+0x4a>
 800a1ca:	3904      	subs	r1, #4
 800a1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1d0:	459c      	cmp	ip, r3
 800a1d2:	f841 2f04 	str.w	r2, [r1, #4]!
 800a1d6:	d8f9      	bhi.n	800a1cc <__lshift+0xc0>
 800a1d8:	e7ea      	b.n	800a1b0 <__lshift+0xa4>
 800a1da:	bf00      	nop
 800a1dc:	0800c78f 	.word	0x0800c78f
 800a1e0:	0800c7a0 	.word	0x0800c7a0

0800a1e4 <__mcmp>:
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	690a      	ldr	r2, [r1, #16]
 800a1e8:	6900      	ldr	r0, [r0, #16]
 800a1ea:	b530      	push	{r4, r5, lr}
 800a1ec:	1a80      	subs	r0, r0, r2
 800a1ee:	d10e      	bne.n	800a20e <__mcmp+0x2a>
 800a1f0:	3314      	adds	r3, #20
 800a1f2:	3114      	adds	r1, #20
 800a1f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a1f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a1fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a204:	4295      	cmp	r5, r2
 800a206:	d003      	beq.n	800a210 <__mcmp+0x2c>
 800a208:	d205      	bcs.n	800a216 <__mcmp+0x32>
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	bd30      	pop	{r4, r5, pc}
 800a210:	42a3      	cmp	r3, r4
 800a212:	d3f3      	bcc.n	800a1fc <__mcmp+0x18>
 800a214:	e7fb      	b.n	800a20e <__mcmp+0x2a>
 800a216:	2001      	movs	r0, #1
 800a218:	e7f9      	b.n	800a20e <__mcmp+0x2a>
	...

0800a21c <__mdiff>:
 800a21c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	4689      	mov	r9, r1
 800a222:	4606      	mov	r6, r0
 800a224:	4611      	mov	r1, r2
 800a226:	4648      	mov	r0, r9
 800a228:	4614      	mov	r4, r2
 800a22a:	f7ff ffdb 	bl	800a1e4 <__mcmp>
 800a22e:	1e05      	subs	r5, r0, #0
 800a230:	d112      	bne.n	800a258 <__mdiff+0x3c>
 800a232:	4629      	mov	r1, r5
 800a234:	4630      	mov	r0, r6
 800a236:	f7ff fd19 	bl	8009c6c <_Balloc>
 800a23a:	4602      	mov	r2, r0
 800a23c:	b928      	cbnz	r0, 800a24a <__mdiff+0x2e>
 800a23e:	f240 2137 	movw	r1, #567	@ 0x237
 800a242:	4b3e      	ldr	r3, [pc, #248]	@ (800a33c <__mdiff+0x120>)
 800a244:	483e      	ldr	r0, [pc, #248]	@ (800a340 <__mdiff+0x124>)
 800a246:	f001 fa6f 	bl	800b728 <__assert_func>
 800a24a:	2301      	movs	r3, #1
 800a24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a250:	4610      	mov	r0, r2
 800a252:	b003      	add	sp, #12
 800a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a258:	bfbc      	itt	lt
 800a25a:	464b      	movlt	r3, r9
 800a25c:	46a1      	movlt	r9, r4
 800a25e:	4630      	mov	r0, r6
 800a260:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a264:	bfba      	itte	lt
 800a266:	461c      	movlt	r4, r3
 800a268:	2501      	movlt	r5, #1
 800a26a:	2500      	movge	r5, #0
 800a26c:	f7ff fcfe 	bl	8009c6c <_Balloc>
 800a270:	4602      	mov	r2, r0
 800a272:	b918      	cbnz	r0, 800a27c <__mdiff+0x60>
 800a274:	f240 2145 	movw	r1, #581	@ 0x245
 800a278:	4b30      	ldr	r3, [pc, #192]	@ (800a33c <__mdiff+0x120>)
 800a27a:	e7e3      	b.n	800a244 <__mdiff+0x28>
 800a27c:	f100 0b14 	add.w	fp, r0, #20
 800a280:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a284:	f109 0310 	add.w	r3, r9, #16
 800a288:	60c5      	str	r5, [r0, #12]
 800a28a:	f04f 0c00 	mov.w	ip, #0
 800a28e:	f109 0514 	add.w	r5, r9, #20
 800a292:	46d9      	mov	r9, fp
 800a294:	6926      	ldr	r6, [r4, #16]
 800a296:	f104 0e14 	add.w	lr, r4, #20
 800a29a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a29e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a2a2:	9301      	str	r3, [sp, #4]
 800a2a4:	9b01      	ldr	r3, [sp, #4]
 800a2a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a2aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a2ae:	b281      	uxth	r1, r0
 800a2b0:	9301      	str	r3, [sp, #4]
 800a2b2:	fa1f f38a 	uxth.w	r3, sl
 800a2b6:	1a5b      	subs	r3, r3, r1
 800a2b8:	0c00      	lsrs	r0, r0, #16
 800a2ba:	4463      	add	r3, ip
 800a2bc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a2c0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a2ca:	4576      	cmp	r6, lr
 800a2cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2d0:	f849 3b04 	str.w	r3, [r9], #4
 800a2d4:	d8e6      	bhi.n	800a2a4 <__mdiff+0x88>
 800a2d6:	1b33      	subs	r3, r6, r4
 800a2d8:	3b15      	subs	r3, #21
 800a2da:	f023 0303 	bic.w	r3, r3, #3
 800a2de:	3415      	adds	r4, #21
 800a2e0:	3304      	adds	r3, #4
 800a2e2:	42a6      	cmp	r6, r4
 800a2e4:	bf38      	it	cc
 800a2e6:	2304      	movcc	r3, #4
 800a2e8:	441d      	add	r5, r3
 800a2ea:	445b      	add	r3, fp
 800a2ec:	461e      	mov	r6, r3
 800a2ee:	462c      	mov	r4, r5
 800a2f0:	4544      	cmp	r4, r8
 800a2f2:	d30e      	bcc.n	800a312 <__mdiff+0xf6>
 800a2f4:	f108 0103 	add.w	r1, r8, #3
 800a2f8:	1b49      	subs	r1, r1, r5
 800a2fa:	f021 0103 	bic.w	r1, r1, #3
 800a2fe:	3d03      	subs	r5, #3
 800a300:	45a8      	cmp	r8, r5
 800a302:	bf38      	it	cc
 800a304:	2100      	movcc	r1, #0
 800a306:	440b      	add	r3, r1
 800a308:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a30c:	b199      	cbz	r1, 800a336 <__mdiff+0x11a>
 800a30e:	6117      	str	r7, [r2, #16]
 800a310:	e79e      	b.n	800a250 <__mdiff+0x34>
 800a312:	46e6      	mov	lr, ip
 800a314:	f854 1b04 	ldr.w	r1, [r4], #4
 800a318:	fa1f fc81 	uxth.w	ip, r1
 800a31c:	44f4      	add	ip, lr
 800a31e:	0c08      	lsrs	r0, r1, #16
 800a320:	4471      	add	r1, lr
 800a322:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a326:	b289      	uxth	r1, r1
 800a328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a32c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a330:	f846 1b04 	str.w	r1, [r6], #4
 800a334:	e7dc      	b.n	800a2f0 <__mdiff+0xd4>
 800a336:	3f01      	subs	r7, #1
 800a338:	e7e6      	b.n	800a308 <__mdiff+0xec>
 800a33a:	bf00      	nop
 800a33c:	0800c78f 	.word	0x0800c78f
 800a340:	0800c7a0 	.word	0x0800c7a0

0800a344 <__ulp>:
 800a344:	4b0e      	ldr	r3, [pc, #56]	@ (800a380 <__ulp+0x3c>)
 800a346:	400b      	ands	r3, r1
 800a348:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	dc08      	bgt.n	800a362 <__ulp+0x1e>
 800a350:	425b      	negs	r3, r3
 800a352:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a356:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a35a:	da04      	bge.n	800a366 <__ulp+0x22>
 800a35c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a360:	4113      	asrs	r3, r2
 800a362:	2200      	movs	r2, #0
 800a364:	e008      	b.n	800a378 <__ulp+0x34>
 800a366:	f1a2 0314 	sub.w	r3, r2, #20
 800a36a:	2b1e      	cmp	r3, #30
 800a36c:	bfd6      	itet	le
 800a36e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a372:	2201      	movgt	r2, #1
 800a374:	40da      	lsrle	r2, r3
 800a376:	2300      	movs	r3, #0
 800a378:	4619      	mov	r1, r3
 800a37a:	4610      	mov	r0, r2
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	7ff00000 	.word	0x7ff00000

0800a384 <__b2d>:
 800a384:	6902      	ldr	r2, [r0, #16]
 800a386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a388:	f100 0614 	add.w	r6, r0, #20
 800a38c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800a390:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800a394:	4f1e      	ldr	r7, [pc, #120]	@ (800a410 <__b2d+0x8c>)
 800a396:	4620      	mov	r0, r4
 800a398:	f7ff fd5a 	bl	8009e50 <__hi0bits>
 800a39c:	4603      	mov	r3, r0
 800a39e:	f1c0 0020 	rsb	r0, r0, #32
 800a3a2:	2b0a      	cmp	r3, #10
 800a3a4:	f1a2 0504 	sub.w	r5, r2, #4
 800a3a8:	6008      	str	r0, [r1, #0]
 800a3aa:	dc12      	bgt.n	800a3d2 <__b2d+0x4e>
 800a3ac:	42ae      	cmp	r6, r5
 800a3ae:	bf2c      	ite	cs
 800a3b0:	2200      	movcs	r2, #0
 800a3b2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a3b6:	f1c3 0c0b 	rsb	ip, r3, #11
 800a3ba:	3315      	adds	r3, #21
 800a3bc:	fa24 fe0c 	lsr.w	lr, r4, ip
 800a3c0:	fa04 f303 	lsl.w	r3, r4, r3
 800a3c4:	fa22 f20c 	lsr.w	r2, r2, ip
 800a3c8:	ea4e 0107 	orr.w	r1, lr, r7
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	4610      	mov	r0, r2
 800a3d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3d2:	42ae      	cmp	r6, r5
 800a3d4:	bf36      	itet	cc
 800a3d6:	f1a2 0508 	subcc.w	r5, r2, #8
 800a3da:	2200      	movcs	r2, #0
 800a3dc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800a3e0:	3b0b      	subs	r3, #11
 800a3e2:	d012      	beq.n	800a40a <__b2d+0x86>
 800a3e4:	f1c3 0720 	rsb	r7, r3, #32
 800a3e8:	fa22 f107 	lsr.w	r1, r2, r7
 800a3ec:	409c      	lsls	r4, r3
 800a3ee:	430c      	orrs	r4, r1
 800a3f0:	42b5      	cmp	r5, r6
 800a3f2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800a3f6:	bf94      	ite	ls
 800a3f8:	2400      	movls	r4, #0
 800a3fa:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800a3fe:	409a      	lsls	r2, r3
 800a400:	40fc      	lsrs	r4, r7
 800a402:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a406:	4322      	orrs	r2, r4
 800a408:	e7e1      	b.n	800a3ce <__b2d+0x4a>
 800a40a:	ea44 0107 	orr.w	r1, r4, r7
 800a40e:	e7de      	b.n	800a3ce <__b2d+0x4a>
 800a410:	3ff00000 	.word	0x3ff00000

0800a414 <__d2b>:
 800a414:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a418:	2101      	movs	r1, #1
 800a41a:	4690      	mov	r8, r2
 800a41c:	4699      	mov	r9, r3
 800a41e:	9e08      	ldr	r6, [sp, #32]
 800a420:	f7ff fc24 	bl	8009c6c <_Balloc>
 800a424:	4604      	mov	r4, r0
 800a426:	b930      	cbnz	r0, 800a436 <__d2b+0x22>
 800a428:	4602      	mov	r2, r0
 800a42a:	f240 310f 	movw	r1, #783	@ 0x30f
 800a42e:	4b23      	ldr	r3, [pc, #140]	@ (800a4bc <__d2b+0xa8>)
 800a430:	4823      	ldr	r0, [pc, #140]	@ (800a4c0 <__d2b+0xac>)
 800a432:	f001 f979 	bl	800b728 <__assert_func>
 800a436:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a43a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a43e:	b10d      	cbz	r5, 800a444 <__d2b+0x30>
 800a440:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a444:	9301      	str	r3, [sp, #4]
 800a446:	f1b8 0300 	subs.w	r3, r8, #0
 800a44a:	d024      	beq.n	800a496 <__d2b+0x82>
 800a44c:	4668      	mov	r0, sp
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	f7ff fd1d 	bl	8009e8e <__lo0bits>
 800a454:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a458:	b1d8      	cbz	r0, 800a492 <__d2b+0x7e>
 800a45a:	f1c0 0320 	rsb	r3, r0, #32
 800a45e:	fa02 f303 	lsl.w	r3, r2, r3
 800a462:	430b      	orrs	r3, r1
 800a464:	40c2      	lsrs	r2, r0
 800a466:	6163      	str	r3, [r4, #20]
 800a468:	9201      	str	r2, [sp, #4]
 800a46a:	9b01      	ldr	r3, [sp, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	bf0c      	ite	eq
 800a470:	2201      	moveq	r2, #1
 800a472:	2202      	movne	r2, #2
 800a474:	61a3      	str	r3, [r4, #24]
 800a476:	6122      	str	r2, [r4, #16]
 800a478:	b1ad      	cbz	r5, 800a4a6 <__d2b+0x92>
 800a47a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a47e:	4405      	add	r5, r0
 800a480:	6035      	str	r5, [r6, #0]
 800a482:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a488:	6018      	str	r0, [r3, #0]
 800a48a:	4620      	mov	r0, r4
 800a48c:	b002      	add	sp, #8
 800a48e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a492:	6161      	str	r1, [r4, #20]
 800a494:	e7e9      	b.n	800a46a <__d2b+0x56>
 800a496:	a801      	add	r0, sp, #4
 800a498:	f7ff fcf9 	bl	8009e8e <__lo0bits>
 800a49c:	9b01      	ldr	r3, [sp, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	6163      	str	r3, [r4, #20]
 800a4a2:	3020      	adds	r0, #32
 800a4a4:	e7e7      	b.n	800a476 <__d2b+0x62>
 800a4a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4ae:	6030      	str	r0, [r6, #0]
 800a4b0:	6918      	ldr	r0, [r3, #16]
 800a4b2:	f7ff fccd 	bl	8009e50 <__hi0bits>
 800a4b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4ba:	e7e4      	b.n	800a486 <__d2b+0x72>
 800a4bc:	0800c78f 	.word	0x0800c78f
 800a4c0:	0800c7a0 	.word	0x0800c7a0

0800a4c4 <__ratio>:
 800a4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c8:	b085      	sub	sp, #20
 800a4ca:	e9cd 1000 	strd	r1, r0, [sp]
 800a4ce:	a902      	add	r1, sp, #8
 800a4d0:	f7ff ff58 	bl	800a384 <__b2d>
 800a4d4:	468b      	mov	fp, r1
 800a4d6:	4606      	mov	r6, r0
 800a4d8:	460f      	mov	r7, r1
 800a4da:	9800      	ldr	r0, [sp, #0]
 800a4dc:	a903      	add	r1, sp, #12
 800a4de:	f7ff ff51 	bl	800a384 <__b2d>
 800a4e2:	460d      	mov	r5, r1
 800a4e4:	9b01      	ldr	r3, [sp, #4]
 800a4e6:	4689      	mov	r9, r1
 800a4e8:	6919      	ldr	r1, [r3, #16]
 800a4ea:	9b00      	ldr	r3, [sp, #0]
 800a4ec:	4604      	mov	r4, r0
 800a4ee:	691b      	ldr	r3, [r3, #16]
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	1ac9      	subs	r1, r1, r3
 800a4f4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a4f8:	1a9b      	subs	r3, r3, r2
 800a4fa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	bfcd      	iteet	gt
 800a502:	463a      	movgt	r2, r7
 800a504:	462a      	movle	r2, r5
 800a506:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a50a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a50e:	bfd8      	it	le
 800a510:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a514:	464b      	mov	r3, r9
 800a516:	4622      	mov	r2, r4
 800a518:	4659      	mov	r1, fp
 800a51a:	f7f6 fa27 	bl	800096c <__aeabi_ddiv>
 800a51e:	b005      	add	sp, #20
 800a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a524 <__copybits>:
 800a524:	3901      	subs	r1, #1
 800a526:	b570      	push	{r4, r5, r6, lr}
 800a528:	1149      	asrs	r1, r1, #5
 800a52a:	6914      	ldr	r4, [r2, #16]
 800a52c:	3101      	adds	r1, #1
 800a52e:	f102 0314 	add.w	r3, r2, #20
 800a532:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a536:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a53a:	1f05      	subs	r5, r0, #4
 800a53c:	42a3      	cmp	r3, r4
 800a53e:	d30c      	bcc.n	800a55a <__copybits+0x36>
 800a540:	1aa3      	subs	r3, r4, r2
 800a542:	3b11      	subs	r3, #17
 800a544:	f023 0303 	bic.w	r3, r3, #3
 800a548:	3211      	adds	r2, #17
 800a54a:	42a2      	cmp	r2, r4
 800a54c:	bf88      	it	hi
 800a54e:	2300      	movhi	r3, #0
 800a550:	4418      	add	r0, r3
 800a552:	2300      	movs	r3, #0
 800a554:	4288      	cmp	r0, r1
 800a556:	d305      	bcc.n	800a564 <__copybits+0x40>
 800a558:	bd70      	pop	{r4, r5, r6, pc}
 800a55a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a55e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a562:	e7eb      	b.n	800a53c <__copybits+0x18>
 800a564:	f840 3b04 	str.w	r3, [r0], #4
 800a568:	e7f4      	b.n	800a554 <__copybits+0x30>

0800a56a <__any_on>:
 800a56a:	f100 0214 	add.w	r2, r0, #20
 800a56e:	6900      	ldr	r0, [r0, #16]
 800a570:	114b      	asrs	r3, r1, #5
 800a572:	4298      	cmp	r0, r3
 800a574:	b510      	push	{r4, lr}
 800a576:	db11      	blt.n	800a59c <__any_on+0x32>
 800a578:	dd0a      	ble.n	800a590 <__any_on+0x26>
 800a57a:	f011 011f 	ands.w	r1, r1, #31
 800a57e:	d007      	beq.n	800a590 <__any_on+0x26>
 800a580:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a584:	fa24 f001 	lsr.w	r0, r4, r1
 800a588:	fa00 f101 	lsl.w	r1, r0, r1
 800a58c:	428c      	cmp	r4, r1
 800a58e:	d10b      	bne.n	800a5a8 <__any_on+0x3e>
 800a590:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a594:	4293      	cmp	r3, r2
 800a596:	d803      	bhi.n	800a5a0 <__any_on+0x36>
 800a598:	2000      	movs	r0, #0
 800a59a:	bd10      	pop	{r4, pc}
 800a59c:	4603      	mov	r3, r0
 800a59e:	e7f7      	b.n	800a590 <__any_on+0x26>
 800a5a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5a4:	2900      	cmp	r1, #0
 800a5a6:	d0f5      	beq.n	800a594 <__any_on+0x2a>
 800a5a8:	2001      	movs	r0, #1
 800a5aa:	e7f6      	b.n	800a59a <__any_on+0x30>

0800a5ac <sulp>:
 800a5ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b0:	460f      	mov	r7, r1
 800a5b2:	4690      	mov	r8, r2
 800a5b4:	f7ff fec6 	bl	800a344 <__ulp>
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	460d      	mov	r5, r1
 800a5bc:	f1b8 0f00 	cmp.w	r8, #0
 800a5c0:	d011      	beq.n	800a5e6 <sulp+0x3a>
 800a5c2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a5c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	dd0b      	ble.n	800a5e6 <sulp+0x3a>
 800a5ce:	2400      	movs	r4, #0
 800a5d0:	051b      	lsls	r3, r3, #20
 800a5d2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a5d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a5da:	4622      	mov	r2, r4
 800a5dc:	462b      	mov	r3, r5
 800a5de:	f7f6 f89b 	bl	8000718 <__aeabi_dmul>
 800a5e2:	4604      	mov	r4, r0
 800a5e4:	460d      	mov	r5, r1
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	4629      	mov	r1, r5
 800a5ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800a5f0 <_strtod_l>:
 800a5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f4:	b09f      	sub	sp, #124	@ 0x7c
 800a5f6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	460c      	mov	r4, r1
 800a5fc:	921a      	str	r2, [sp, #104]	@ 0x68
 800a5fe:	f04f 0a00 	mov.w	sl, #0
 800a602:	f04f 0b00 	mov.w	fp, #0
 800a606:	460a      	mov	r2, r1
 800a608:	9005      	str	r0, [sp, #20]
 800a60a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a60c:	7811      	ldrb	r1, [r2, #0]
 800a60e:	292b      	cmp	r1, #43	@ 0x2b
 800a610:	d048      	beq.n	800a6a4 <_strtod_l+0xb4>
 800a612:	d836      	bhi.n	800a682 <_strtod_l+0x92>
 800a614:	290d      	cmp	r1, #13
 800a616:	d830      	bhi.n	800a67a <_strtod_l+0x8a>
 800a618:	2908      	cmp	r1, #8
 800a61a:	d830      	bhi.n	800a67e <_strtod_l+0x8e>
 800a61c:	2900      	cmp	r1, #0
 800a61e:	d039      	beq.n	800a694 <_strtod_l+0xa4>
 800a620:	2200      	movs	r2, #0
 800a622:	920e      	str	r2, [sp, #56]	@ 0x38
 800a624:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a626:	782a      	ldrb	r2, [r5, #0]
 800a628:	2a30      	cmp	r2, #48	@ 0x30
 800a62a:	f040 80b0 	bne.w	800a78e <_strtod_l+0x19e>
 800a62e:	786a      	ldrb	r2, [r5, #1]
 800a630:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a634:	2a58      	cmp	r2, #88	@ 0x58
 800a636:	d16c      	bne.n	800a712 <_strtod_l+0x122>
 800a638:	9302      	str	r3, [sp, #8]
 800a63a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a63c:	4a8f      	ldr	r2, [pc, #572]	@ (800a87c <_strtod_l+0x28c>)
 800a63e:	9301      	str	r3, [sp, #4]
 800a640:	ab1a      	add	r3, sp, #104	@ 0x68
 800a642:	9300      	str	r3, [sp, #0]
 800a644:	9805      	ldr	r0, [sp, #20]
 800a646:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a648:	a919      	add	r1, sp, #100	@ 0x64
 800a64a:	f001 f907 	bl	800b85c <__gethex>
 800a64e:	f010 060f 	ands.w	r6, r0, #15
 800a652:	4604      	mov	r4, r0
 800a654:	d005      	beq.n	800a662 <_strtod_l+0x72>
 800a656:	2e06      	cmp	r6, #6
 800a658:	d126      	bne.n	800a6a8 <_strtod_l+0xb8>
 800a65a:	2300      	movs	r3, #0
 800a65c:	3501      	adds	r5, #1
 800a65e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a660:	930e      	str	r3, [sp, #56]	@ 0x38
 800a662:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a664:	2b00      	cmp	r3, #0
 800a666:	f040 8582 	bne.w	800b16e <_strtod_l+0xb7e>
 800a66a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a66c:	b1bb      	cbz	r3, 800a69e <_strtod_l+0xae>
 800a66e:	4650      	mov	r0, sl
 800a670:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800a674:	b01f      	add	sp, #124	@ 0x7c
 800a676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a67a:	2920      	cmp	r1, #32
 800a67c:	d1d0      	bne.n	800a620 <_strtod_l+0x30>
 800a67e:	3201      	adds	r2, #1
 800a680:	e7c3      	b.n	800a60a <_strtod_l+0x1a>
 800a682:	292d      	cmp	r1, #45	@ 0x2d
 800a684:	d1cc      	bne.n	800a620 <_strtod_l+0x30>
 800a686:	2101      	movs	r1, #1
 800a688:	910e      	str	r1, [sp, #56]	@ 0x38
 800a68a:	1c51      	adds	r1, r2, #1
 800a68c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a68e:	7852      	ldrb	r2, [r2, #1]
 800a690:	2a00      	cmp	r2, #0
 800a692:	d1c7      	bne.n	800a624 <_strtod_l+0x34>
 800a694:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a696:	9419      	str	r4, [sp, #100]	@ 0x64
 800a698:	2b00      	cmp	r3, #0
 800a69a:	f040 8566 	bne.w	800b16a <_strtod_l+0xb7a>
 800a69e:	4650      	mov	r0, sl
 800a6a0:	4659      	mov	r1, fp
 800a6a2:	e7e7      	b.n	800a674 <_strtod_l+0x84>
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	e7ef      	b.n	800a688 <_strtod_l+0x98>
 800a6a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a6aa:	b13a      	cbz	r2, 800a6bc <_strtod_l+0xcc>
 800a6ac:	2135      	movs	r1, #53	@ 0x35
 800a6ae:	a81c      	add	r0, sp, #112	@ 0x70
 800a6b0:	f7ff ff38 	bl	800a524 <__copybits>
 800a6b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a6b6:	9805      	ldr	r0, [sp, #20]
 800a6b8:	f7ff fb18 	bl	8009cec <_Bfree>
 800a6bc:	3e01      	subs	r6, #1
 800a6be:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a6c0:	2e04      	cmp	r6, #4
 800a6c2:	d806      	bhi.n	800a6d2 <_strtod_l+0xe2>
 800a6c4:	e8df f006 	tbb	[pc, r6]
 800a6c8:	201d0314 	.word	0x201d0314
 800a6cc:	14          	.byte	0x14
 800a6cd:	00          	.byte	0x00
 800a6ce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a6d2:	05e1      	lsls	r1, r4, #23
 800a6d4:	bf48      	it	mi
 800a6d6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a6da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a6de:	0d1b      	lsrs	r3, r3, #20
 800a6e0:	051b      	lsls	r3, r3, #20
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1bd      	bne.n	800a662 <_strtod_l+0x72>
 800a6e6:	f7fe fb17 	bl	8008d18 <__errno>
 800a6ea:	2322      	movs	r3, #34	@ 0x22
 800a6ec:	6003      	str	r3, [r0, #0]
 800a6ee:	e7b8      	b.n	800a662 <_strtod_l+0x72>
 800a6f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a6f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a6f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a6fc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a700:	e7e7      	b.n	800a6d2 <_strtod_l+0xe2>
 800a702:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a880 <_strtod_l+0x290>
 800a706:	e7e4      	b.n	800a6d2 <_strtod_l+0xe2>
 800a708:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a70c:	f04f 3aff 	mov.w	sl, #4294967295
 800a710:	e7df      	b.n	800a6d2 <_strtod_l+0xe2>
 800a712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a714:	1c5a      	adds	r2, r3, #1
 800a716:	9219      	str	r2, [sp, #100]	@ 0x64
 800a718:	785b      	ldrb	r3, [r3, #1]
 800a71a:	2b30      	cmp	r3, #48	@ 0x30
 800a71c:	d0f9      	beq.n	800a712 <_strtod_l+0x122>
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d09f      	beq.n	800a662 <_strtod_l+0x72>
 800a722:	2301      	movs	r3, #1
 800a724:	2700      	movs	r7, #0
 800a726:	220a      	movs	r2, #10
 800a728:	46b9      	mov	r9, r7
 800a72a:	9308      	str	r3, [sp, #32]
 800a72c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a72e:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a730:	930c      	str	r3, [sp, #48]	@ 0x30
 800a732:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a734:	7805      	ldrb	r5, [r0, #0]
 800a736:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a73a:	b2d9      	uxtb	r1, r3
 800a73c:	2909      	cmp	r1, #9
 800a73e:	d928      	bls.n	800a792 <_strtod_l+0x1a2>
 800a740:	2201      	movs	r2, #1
 800a742:	4950      	ldr	r1, [pc, #320]	@ (800a884 <_strtod_l+0x294>)
 800a744:	f000 ffc8 	bl	800b6d8 <strncmp>
 800a748:	2800      	cmp	r0, #0
 800a74a:	d032      	beq.n	800a7b2 <_strtod_l+0x1c2>
 800a74c:	2000      	movs	r0, #0
 800a74e:	462a      	mov	r2, r5
 800a750:	4603      	mov	r3, r0
 800a752:	464d      	mov	r5, r9
 800a754:	900a      	str	r0, [sp, #40]	@ 0x28
 800a756:	2a65      	cmp	r2, #101	@ 0x65
 800a758:	d001      	beq.n	800a75e <_strtod_l+0x16e>
 800a75a:	2a45      	cmp	r2, #69	@ 0x45
 800a75c:	d114      	bne.n	800a788 <_strtod_l+0x198>
 800a75e:	b91d      	cbnz	r5, 800a768 <_strtod_l+0x178>
 800a760:	9a08      	ldr	r2, [sp, #32]
 800a762:	4302      	orrs	r2, r0
 800a764:	d096      	beq.n	800a694 <_strtod_l+0xa4>
 800a766:	2500      	movs	r5, #0
 800a768:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a76a:	1c62      	adds	r2, r4, #1
 800a76c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a76e:	7862      	ldrb	r2, [r4, #1]
 800a770:	2a2b      	cmp	r2, #43	@ 0x2b
 800a772:	d07a      	beq.n	800a86a <_strtod_l+0x27a>
 800a774:	2a2d      	cmp	r2, #45	@ 0x2d
 800a776:	d07e      	beq.n	800a876 <_strtod_l+0x286>
 800a778:	f04f 0c00 	mov.w	ip, #0
 800a77c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a780:	2909      	cmp	r1, #9
 800a782:	f240 8085 	bls.w	800a890 <_strtod_l+0x2a0>
 800a786:	9419      	str	r4, [sp, #100]	@ 0x64
 800a788:	f04f 0800 	mov.w	r8, #0
 800a78c:	e0a5      	b.n	800a8da <_strtod_l+0x2ea>
 800a78e:	2300      	movs	r3, #0
 800a790:	e7c8      	b.n	800a724 <_strtod_l+0x134>
 800a792:	f1b9 0f08 	cmp.w	r9, #8
 800a796:	bfd8      	it	le
 800a798:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a79a:	f100 0001 	add.w	r0, r0, #1
 800a79e:	bfd6      	itet	le
 800a7a0:	fb02 3301 	mlale	r3, r2, r1, r3
 800a7a4:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a7a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a7aa:	f109 0901 	add.w	r9, r9, #1
 800a7ae:	9019      	str	r0, [sp, #100]	@ 0x64
 800a7b0:	e7bf      	b.n	800a732 <_strtod_l+0x142>
 800a7b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7b4:	1c5a      	adds	r2, r3, #1
 800a7b6:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7b8:	785a      	ldrb	r2, [r3, #1]
 800a7ba:	f1b9 0f00 	cmp.w	r9, #0
 800a7be:	d03b      	beq.n	800a838 <_strtod_l+0x248>
 800a7c0:	464d      	mov	r5, r9
 800a7c2:	900a      	str	r0, [sp, #40]	@ 0x28
 800a7c4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a7c8:	2b09      	cmp	r3, #9
 800a7ca:	d912      	bls.n	800a7f2 <_strtod_l+0x202>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e7c2      	b.n	800a756 <_strtod_l+0x166>
 800a7d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7d2:	3001      	adds	r0, #1
 800a7d4:	1c5a      	adds	r2, r3, #1
 800a7d6:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7d8:	785a      	ldrb	r2, [r3, #1]
 800a7da:	2a30      	cmp	r2, #48	@ 0x30
 800a7dc:	d0f8      	beq.n	800a7d0 <_strtod_l+0x1e0>
 800a7de:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a7e2:	2b08      	cmp	r3, #8
 800a7e4:	f200 84c8 	bhi.w	800b178 <_strtod_l+0xb88>
 800a7e8:	900a      	str	r0, [sp, #40]	@ 0x28
 800a7ea:	2000      	movs	r0, #0
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a7f2:	3a30      	subs	r2, #48	@ 0x30
 800a7f4:	f100 0301 	add.w	r3, r0, #1
 800a7f8:	d018      	beq.n	800a82c <_strtod_l+0x23c>
 800a7fa:	462e      	mov	r6, r5
 800a7fc:	f04f 0e0a 	mov.w	lr, #10
 800a800:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a802:	4419      	add	r1, r3
 800a804:	910a      	str	r1, [sp, #40]	@ 0x28
 800a806:	1c71      	adds	r1, r6, #1
 800a808:	eba1 0c05 	sub.w	ip, r1, r5
 800a80c:	4563      	cmp	r3, ip
 800a80e:	dc15      	bgt.n	800a83c <_strtod_l+0x24c>
 800a810:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a814:	182b      	adds	r3, r5, r0
 800a816:	2b08      	cmp	r3, #8
 800a818:	f105 0501 	add.w	r5, r5, #1
 800a81c:	4405      	add	r5, r0
 800a81e:	dc1a      	bgt.n	800a856 <_strtod_l+0x266>
 800a820:	230a      	movs	r3, #10
 800a822:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a824:	fb03 2301 	mla	r3, r3, r1, r2
 800a828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a82a:	2300      	movs	r3, #0
 800a82c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a82e:	4618      	mov	r0, r3
 800a830:	1c51      	adds	r1, r2, #1
 800a832:	9119      	str	r1, [sp, #100]	@ 0x64
 800a834:	7852      	ldrb	r2, [r2, #1]
 800a836:	e7c5      	b.n	800a7c4 <_strtod_l+0x1d4>
 800a838:	4648      	mov	r0, r9
 800a83a:	e7ce      	b.n	800a7da <_strtod_l+0x1ea>
 800a83c:	2e08      	cmp	r6, #8
 800a83e:	dc05      	bgt.n	800a84c <_strtod_l+0x25c>
 800a840:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a842:	fb0e f606 	mul.w	r6, lr, r6
 800a846:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a848:	460e      	mov	r6, r1
 800a84a:	e7dc      	b.n	800a806 <_strtod_l+0x216>
 800a84c:	2910      	cmp	r1, #16
 800a84e:	bfd8      	it	le
 800a850:	fb0e f707 	mulle.w	r7, lr, r7
 800a854:	e7f8      	b.n	800a848 <_strtod_l+0x258>
 800a856:	2b0f      	cmp	r3, #15
 800a858:	bfdc      	itt	le
 800a85a:	230a      	movle	r3, #10
 800a85c:	fb03 2707 	mlale	r7, r3, r7, r2
 800a860:	e7e3      	b.n	800a82a <_strtod_l+0x23a>
 800a862:	2300      	movs	r3, #0
 800a864:	930a      	str	r3, [sp, #40]	@ 0x28
 800a866:	2301      	movs	r3, #1
 800a868:	e77a      	b.n	800a760 <_strtod_l+0x170>
 800a86a:	f04f 0c00 	mov.w	ip, #0
 800a86e:	1ca2      	adds	r2, r4, #2
 800a870:	9219      	str	r2, [sp, #100]	@ 0x64
 800a872:	78a2      	ldrb	r2, [r4, #2]
 800a874:	e782      	b.n	800a77c <_strtod_l+0x18c>
 800a876:	f04f 0c01 	mov.w	ip, #1
 800a87a:	e7f8      	b.n	800a86e <_strtod_l+0x27e>
 800a87c:	0800c9c4 	.word	0x0800c9c4
 800a880:	7ff00000 	.word	0x7ff00000
 800a884:	0800c7f9 	.word	0x0800c7f9
 800a888:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a88a:	1c51      	adds	r1, r2, #1
 800a88c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a88e:	7852      	ldrb	r2, [r2, #1]
 800a890:	2a30      	cmp	r2, #48	@ 0x30
 800a892:	d0f9      	beq.n	800a888 <_strtod_l+0x298>
 800a894:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a898:	2908      	cmp	r1, #8
 800a89a:	f63f af75 	bhi.w	800a788 <_strtod_l+0x198>
 800a89e:	f04f 080a 	mov.w	r8, #10
 800a8a2:	3a30      	subs	r2, #48	@ 0x30
 800a8a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a8a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a8aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a8ac:	1c56      	adds	r6, r2, #1
 800a8ae:	9619      	str	r6, [sp, #100]	@ 0x64
 800a8b0:	7852      	ldrb	r2, [r2, #1]
 800a8b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a8b6:	f1be 0f09 	cmp.w	lr, #9
 800a8ba:	d939      	bls.n	800a930 <_strtod_l+0x340>
 800a8bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a8be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a8c2:	1a76      	subs	r6, r6, r1
 800a8c4:	2e08      	cmp	r6, #8
 800a8c6:	dc03      	bgt.n	800a8d0 <_strtod_l+0x2e0>
 800a8c8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8ca:	4588      	cmp	r8, r1
 800a8cc:	bfa8      	it	ge
 800a8ce:	4688      	movge	r8, r1
 800a8d0:	f1bc 0f00 	cmp.w	ip, #0
 800a8d4:	d001      	beq.n	800a8da <_strtod_l+0x2ea>
 800a8d6:	f1c8 0800 	rsb	r8, r8, #0
 800a8da:	2d00      	cmp	r5, #0
 800a8dc:	d14e      	bne.n	800a97c <_strtod_l+0x38c>
 800a8de:	9908      	ldr	r1, [sp, #32]
 800a8e0:	4308      	orrs	r0, r1
 800a8e2:	f47f aebe 	bne.w	800a662 <_strtod_l+0x72>
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	f47f aed4 	bne.w	800a694 <_strtod_l+0xa4>
 800a8ec:	2a69      	cmp	r2, #105	@ 0x69
 800a8ee:	d028      	beq.n	800a942 <_strtod_l+0x352>
 800a8f0:	dc25      	bgt.n	800a93e <_strtod_l+0x34e>
 800a8f2:	2a49      	cmp	r2, #73	@ 0x49
 800a8f4:	d025      	beq.n	800a942 <_strtod_l+0x352>
 800a8f6:	2a4e      	cmp	r2, #78	@ 0x4e
 800a8f8:	f47f aecc 	bne.w	800a694 <_strtod_l+0xa4>
 800a8fc:	4999      	ldr	r1, [pc, #612]	@ (800ab64 <_strtod_l+0x574>)
 800a8fe:	a819      	add	r0, sp, #100	@ 0x64
 800a900:	f001 f9ce 	bl	800bca0 <__match>
 800a904:	2800      	cmp	r0, #0
 800a906:	f43f aec5 	beq.w	800a694 <_strtod_l+0xa4>
 800a90a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	2b28      	cmp	r3, #40	@ 0x28
 800a910:	d12e      	bne.n	800a970 <_strtod_l+0x380>
 800a912:	4995      	ldr	r1, [pc, #596]	@ (800ab68 <_strtod_l+0x578>)
 800a914:	aa1c      	add	r2, sp, #112	@ 0x70
 800a916:	a819      	add	r0, sp, #100	@ 0x64
 800a918:	f001 f9d6 	bl	800bcc8 <__hexnan>
 800a91c:	2805      	cmp	r0, #5
 800a91e:	d127      	bne.n	800a970 <_strtod_l+0x380>
 800a920:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a922:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a926:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a92a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a92e:	e698      	b.n	800a662 <_strtod_l+0x72>
 800a930:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a932:	fb08 2101 	mla	r1, r8, r1, r2
 800a936:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a93a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a93c:	e7b5      	b.n	800a8aa <_strtod_l+0x2ba>
 800a93e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a940:	e7da      	b.n	800a8f8 <_strtod_l+0x308>
 800a942:	498a      	ldr	r1, [pc, #552]	@ (800ab6c <_strtod_l+0x57c>)
 800a944:	a819      	add	r0, sp, #100	@ 0x64
 800a946:	f001 f9ab 	bl	800bca0 <__match>
 800a94a:	2800      	cmp	r0, #0
 800a94c:	f43f aea2 	beq.w	800a694 <_strtod_l+0xa4>
 800a950:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a952:	4987      	ldr	r1, [pc, #540]	@ (800ab70 <_strtod_l+0x580>)
 800a954:	3b01      	subs	r3, #1
 800a956:	a819      	add	r0, sp, #100	@ 0x64
 800a958:	9319      	str	r3, [sp, #100]	@ 0x64
 800a95a:	f001 f9a1 	bl	800bca0 <__match>
 800a95e:	b910      	cbnz	r0, 800a966 <_strtod_l+0x376>
 800a960:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a962:	3301      	adds	r3, #1
 800a964:	9319      	str	r3, [sp, #100]	@ 0x64
 800a966:	f04f 0a00 	mov.w	sl, #0
 800a96a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800ab74 <_strtod_l+0x584>
 800a96e:	e678      	b.n	800a662 <_strtod_l+0x72>
 800a970:	4881      	ldr	r0, [pc, #516]	@ (800ab78 <_strtod_l+0x588>)
 800a972:	f000 fed3 	bl	800b71c <nan>
 800a976:	4682      	mov	sl, r0
 800a978:	468b      	mov	fp, r1
 800a97a:	e672      	b.n	800a662 <_strtod_l+0x72>
 800a97c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a97e:	f1b9 0f00 	cmp.w	r9, #0
 800a982:	bf08      	it	eq
 800a984:	46a9      	moveq	r9, r5
 800a986:	eba8 0303 	sub.w	r3, r8, r3
 800a98a:	2d10      	cmp	r5, #16
 800a98c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a98e:	462c      	mov	r4, r5
 800a990:	9309      	str	r3, [sp, #36]	@ 0x24
 800a992:	bfa8      	it	ge
 800a994:	2410      	movge	r4, #16
 800a996:	f7f5 fe45 	bl	8000624 <__aeabi_ui2d>
 800a99a:	2d09      	cmp	r5, #9
 800a99c:	4682      	mov	sl, r0
 800a99e:	468b      	mov	fp, r1
 800a9a0:	dc11      	bgt.n	800a9c6 <_strtod_l+0x3d6>
 800a9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	f43f ae5c 	beq.w	800a662 <_strtod_l+0x72>
 800a9aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ac:	dd76      	ble.n	800aa9c <_strtod_l+0x4ac>
 800a9ae:	2b16      	cmp	r3, #22
 800a9b0:	dc5d      	bgt.n	800aa6e <_strtod_l+0x47e>
 800a9b2:	4972      	ldr	r1, [pc, #456]	@ (800ab7c <_strtod_l+0x58c>)
 800a9b4:	4652      	mov	r2, sl
 800a9b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a9ba:	465b      	mov	r3, fp
 800a9bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9c0:	f7f5 feaa 	bl	8000718 <__aeabi_dmul>
 800a9c4:	e7d7      	b.n	800a976 <_strtod_l+0x386>
 800a9c6:	4b6d      	ldr	r3, [pc, #436]	@ (800ab7c <_strtod_l+0x58c>)
 800a9c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a9cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a9d0:	f7f5 fea2 	bl	8000718 <__aeabi_dmul>
 800a9d4:	4682      	mov	sl, r0
 800a9d6:	4638      	mov	r0, r7
 800a9d8:	468b      	mov	fp, r1
 800a9da:	f7f5 fe23 	bl	8000624 <__aeabi_ui2d>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4650      	mov	r0, sl
 800a9e4:	4659      	mov	r1, fp
 800a9e6:	f7f5 fce1 	bl	80003ac <__adddf3>
 800a9ea:	2d0f      	cmp	r5, #15
 800a9ec:	4682      	mov	sl, r0
 800a9ee:	468b      	mov	fp, r1
 800a9f0:	ddd7      	ble.n	800a9a2 <_strtod_l+0x3b2>
 800a9f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9f4:	1b2c      	subs	r4, r5, r4
 800a9f6:	441c      	add	r4, r3
 800a9f8:	2c00      	cmp	r4, #0
 800a9fa:	f340 8093 	ble.w	800ab24 <_strtod_l+0x534>
 800a9fe:	f014 030f 	ands.w	r3, r4, #15
 800aa02:	d00a      	beq.n	800aa1a <_strtod_l+0x42a>
 800aa04:	495d      	ldr	r1, [pc, #372]	@ (800ab7c <_strtod_l+0x58c>)
 800aa06:	4652      	mov	r2, sl
 800aa08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aa0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa10:	465b      	mov	r3, fp
 800aa12:	f7f5 fe81 	bl	8000718 <__aeabi_dmul>
 800aa16:	4682      	mov	sl, r0
 800aa18:	468b      	mov	fp, r1
 800aa1a:	f034 040f 	bics.w	r4, r4, #15
 800aa1e:	d073      	beq.n	800ab08 <_strtod_l+0x518>
 800aa20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800aa24:	dd49      	ble.n	800aaba <_strtod_l+0x4ca>
 800aa26:	2400      	movs	r4, #0
 800aa28:	46a0      	mov	r8, r4
 800aa2a:	46a1      	mov	r9, r4
 800aa2c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aa2e:	2322      	movs	r3, #34	@ 0x22
 800aa30:	f04f 0a00 	mov.w	sl, #0
 800aa34:	9a05      	ldr	r2, [sp, #20]
 800aa36:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800ab74 <_strtod_l+0x584>
 800aa3a:	6013      	str	r3, [r2, #0]
 800aa3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	f43f ae0f 	beq.w	800a662 <_strtod_l+0x72>
 800aa44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa46:	9805      	ldr	r0, [sp, #20]
 800aa48:	f7ff f950 	bl	8009cec <_Bfree>
 800aa4c:	4649      	mov	r1, r9
 800aa4e:	9805      	ldr	r0, [sp, #20]
 800aa50:	f7ff f94c 	bl	8009cec <_Bfree>
 800aa54:	4641      	mov	r1, r8
 800aa56:	9805      	ldr	r0, [sp, #20]
 800aa58:	f7ff f948 	bl	8009cec <_Bfree>
 800aa5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa5e:	9805      	ldr	r0, [sp, #20]
 800aa60:	f7ff f944 	bl	8009cec <_Bfree>
 800aa64:	4621      	mov	r1, r4
 800aa66:	9805      	ldr	r0, [sp, #20]
 800aa68:	f7ff f940 	bl	8009cec <_Bfree>
 800aa6c:	e5f9      	b.n	800a662 <_strtod_l+0x72>
 800aa6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800aa74:	4293      	cmp	r3, r2
 800aa76:	dbbc      	blt.n	800a9f2 <_strtod_l+0x402>
 800aa78:	4c40      	ldr	r4, [pc, #256]	@ (800ab7c <_strtod_l+0x58c>)
 800aa7a:	f1c5 050f 	rsb	r5, r5, #15
 800aa7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800aa82:	4652      	mov	r2, sl
 800aa84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa88:	465b      	mov	r3, fp
 800aa8a:	f7f5 fe45 	bl	8000718 <__aeabi_dmul>
 800aa8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa90:	1b5d      	subs	r5, r3, r5
 800aa92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800aa96:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aa9a:	e791      	b.n	800a9c0 <_strtod_l+0x3d0>
 800aa9c:	3316      	adds	r3, #22
 800aa9e:	dba8      	blt.n	800a9f2 <_strtod_l+0x402>
 800aaa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aaa2:	4650      	mov	r0, sl
 800aaa4:	eba3 0808 	sub.w	r8, r3, r8
 800aaa8:	4b34      	ldr	r3, [pc, #208]	@ (800ab7c <_strtod_l+0x58c>)
 800aaaa:	4659      	mov	r1, fp
 800aaac:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800aab0:	e9d8 2300 	ldrd	r2, r3, [r8]
 800aab4:	f7f5 ff5a 	bl	800096c <__aeabi_ddiv>
 800aab8:	e75d      	b.n	800a976 <_strtod_l+0x386>
 800aaba:	2300      	movs	r3, #0
 800aabc:	4650      	mov	r0, sl
 800aabe:	4659      	mov	r1, fp
 800aac0:	461e      	mov	r6, r3
 800aac2:	4f2f      	ldr	r7, [pc, #188]	@ (800ab80 <_strtod_l+0x590>)
 800aac4:	1124      	asrs	r4, r4, #4
 800aac6:	2c01      	cmp	r4, #1
 800aac8:	dc21      	bgt.n	800ab0e <_strtod_l+0x51e>
 800aaca:	b10b      	cbz	r3, 800aad0 <_strtod_l+0x4e0>
 800aacc:	4682      	mov	sl, r0
 800aace:	468b      	mov	fp, r1
 800aad0:	492b      	ldr	r1, [pc, #172]	@ (800ab80 <_strtod_l+0x590>)
 800aad2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aad6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aada:	4652      	mov	r2, sl
 800aadc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aae0:	465b      	mov	r3, fp
 800aae2:	f7f5 fe19 	bl	8000718 <__aeabi_dmul>
 800aae6:	4b23      	ldr	r3, [pc, #140]	@ (800ab74 <_strtod_l+0x584>)
 800aae8:	460a      	mov	r2, r1
 800aaea:	400b      	ands	r3, r1
 800aaec:	4925      	ldr	r1, [pc, #148]	@ (800ab84 <_strtod_l+0x594>)
 800aaee:	4682      	mov	sl, r0
 800aaf0:	428b      	cmp	r3, r1
 800aaf2:	d898      	bhi.n	800aa26 <_strtod_l+0x436>
 800aaf4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800aaf8:	428b      	cmp	r3, r1
 800aafa:	bf86      	itte	hi
 800aafc:	f04f 3aff 	movhi.w	sl, #4294967295
 800ab00:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800ab88 <_strtod_l+0x598>
 800ab04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ab08:	2300      	movs	r3, #0
 800ab0a:	9308      	str	r3, [sp, #32]
 800ab0c:	e076      	b.n	800abfc <_strtod_l+0x60c>
 800ab0e:	07e2      	lsls	r2, r4, #31
 800ab10:	d504      	bpl.n	800ab1c <_strtod_l+0x52c>
 800ab12:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab16:	f7f5 fdff 	bl	8000718 <__aeabi_dmul>
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	3601      	adds	r6, #1
 800ab1e:	1064      	asrs	r4, r4, #1
 800ab20:	3708      	adds	r7, #8
 800ab22:	e7d0      	b.n	800aac6 <_strtod_l+0x4d6>
 800ab24:	d0f0      	beq.n	800ab08 <_strtod_l+0x518>
 800ab26:	4264      	negs	r4, r4
 800ab28:	f014 020f 	ands.w	r2, r4, #15
 800ab2c:	d00a      	beq.n	800ab44 <_strtod_l+0x554>
 800ab2e:	4b13      	ldr	r3, [pc, #76]	@ (800ab7c <_strtod_l+0x58c>)
 800ab30:	4650      	mov	r0, sl
 800ab32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab36:	4659      	mov	r1, fp
 800ab38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3c:	f7f5 ff16 	bl	800096c <__aeabi_ddiv>
 800ab40:	4682      	mov	sl, r0
 800ab42:	468b      	mov	fp, r1
 800ab44:	1124      	asrs	r4, r4, #4
 800ab46:	d0df      	beq.n	800ab08 <_strtod_l+0x518>
 800ab48:	2c1f      	cmp	r4, #31
 800ab4a:	dd1f      	ble.n	800ab8c <_strtod_l+0x59c>
 800ab4c:	2400      	movs	r4, #0
 800ab4e:	46a0      	mov	r8, r4
 800ab50:	46a1      	mov	r9, r4
 800ab52:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ab54:	2322      	movs	r3, #34	@ 0x22
 800ab56:	9a05      	ldr	r2, [sp, #20]
 800ab58:	f04f 0a00 	mov.w	sl, #0
 800ab5c:	f04f 0b00 	mov.w	fp, #0
 800ab60:	6013      	str	r3, [r2, #0]
 800ab62:	e76b      	b.n	800aa3c <_strtod_l+0x44c>
 800ab64:	0800c6e7 	.word	0x0800c6e7
 800ab68:	0800c9b0 	.word	0x0800c9b0
 800ab6c:	0800c6df 	.word	0x0800c6df
 800ab70:	0800c716 	.word	0x0800c716
 800ab74:	7ff00000 	.word	0x7ff00000
 800ab78:	0800c84f 	.word	0x0800c84f
 800ab7c:	0800c8e8 	.word	0x0800c8e8
 800ab80:	0800c8c0 	.word	0x0800c8c0
 800ab84:	7ca00000 	.word	0x7ca00000
 800ab88:	7fefffff 	.word	0x7fefffff
 800ab8c:	f014 0310 	ands.w	r3, r4, #16
 800ab90:	bf18      	it	ne
 800ab92:	236a      	movne	r3, #106	@ 0x6a
 800ab94:	4650      	mov	r0, sl
 800ab96:	9308      	str	r3, [sp, #32]
 800ab98:	4659      	mov	r1, fp
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	4e77      	ldr	r6, [pc, #476]	@ (800ad7c <_strtod_l+0x78c>)
 800ab9e:	07e7      	lsls	r7, r4, #31
 800aba0:	d504      	bpl.n	800abac <_strtod_l+0x5bc>
 800aba2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aba6:	f7f5 fdb7 	bl	8000718 <__aeabi_dmul>
 800abaa:	2301      	movs	r3, #1
 800abac:	1064      	asrs	r4, r4, #1
 800abae:	f106 0608 	add.w	r6, r6, #8
 800abb2:	d1f4      	bne.n	800ab9e <_strtod_l+0x5ae>
 800abb4:	b10b      	cbz	r3, 800abba <_strtod_l+0x5ca>
 800abb6:	4682      	mov	sl, r0
 800abb8:	468b      	mov	fp, r1
 800abba:	9b08      	ldr	r3, [sp, #32]
 800abbc:	b1b3      	cbz	r3, 800abec <_strtod_l+0x5fc>
 800abbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800abc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	4659      	mov	r1, fp
 800abca:	dd0f      	ble.n	800abec <_strtod_l+0x5fc>
 800abcc:	2b1f      	cmp	r3, #31
 800abce:	dd58      	ble.n	800ac82 <_strtod_l+0x692>
 800abd0:	2b34      	cmp	r3, #52	@ 0x34
 800abd2:	bfd8      	it	le
 800abd4:	f04f 33ff 	movle.w	r3, #4294967295
 800abd8:	f04f 0a00 	mov.w	sl, #0
 800abdc:	bfcf      	iteee	gt
 800abde:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800abe2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800abe6:	4093      	lslle	r3, r2
 800abe8:	ea03 0b01 	andle.w	fp, r3, r1
 800abec:	2200      	movs	r2, #0
 800abee:	2300      	movs	r3, #0
 800abf0:	4650      	mov	r0, sl
 800abf2:	4659      	mov	r1, fp
 800abf4:	f7f5 fff8 	bl	8000be8 <__aeabi_dcmpeq>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d1a7      	bne.n	800ab4c <_strtod_l+0x55c>
 800abfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800abfe:	464a      	mov	r2, r9
 800ac00:	9300      	str	r3, [sp, #0]
 800ac02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ac04:	462b      	mov	r3, r5
 800ac06:	9805      	ldr	r0, [sp, #20]
 800ac08:	f7ff f8d8 	bl	8009dbc <__s2b>
 800ac0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f43f af09 	beq.w	800aa26 <_strtod_l+0x436>
 800ac14:	2400      	movs	r4, #0
 800ac16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac1a:	2a00      	cmp	r2, #0
 800ac1c:	eba3 0308 	sub.w	r3, r3, r8
 800ac20:	bfa8      	it	ge
 800ac22:	2300      	movge	r3, #0
 800ac24:	46a0      	mov	r8, r4
 800ac26:	9312      	str	r3, [sp, #72]	@ 0x48
 800ac28:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ac2c:	9316      	str	r3, [sp, #88]	@ 0x58
 800ac2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac30:	9805      	ldr	r0, [sp, #20]
 800ac32:	6859      	ldr	r1, [r3, #4]
 800ac34:	f7ff f81a 	bl	8009c6c <_Balloc>
 800ac38:	4681      	mov	r9, r0
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	f43f aef7 	beq.w	800aa2e <_strtod_l+0x43e>
 800ac40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac42:	300c      	adds	r0, #12
 800ac44:	691a      	ldr	r2, [r3, #16]
 800ac46:	f103 010c 	add.w	r1, r3, #12
 800ac4a:	3202      	adds	r2, #2
 800ac4c:	0092      	lsls	r2, r2, #2
 800ac4e:	f7fe f89e 	bl	8008d8e <memcpy>
 800ac52:	ab1c      	add	r3, sp, #112	@ 0x70
 800ac54:	9301      	str	r3, [sp, #4]
 800ac56:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ac58:	9300      	str	r3, [sp, #0]
 800ac5a:	4652      	mov	r2, sl
 800ac5c:	465b      	mov	r3, fp
 800ac5e:	9805      	ldr	r0, [sp, #20]
 800ac60:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ac64:	f7ff fbd6 	bl	800a414 <__d2b>
 800ac68:	901a      	str	r0, [sp, #104]	@ 0x68
 800ac6a:	2800      	cmp	r0, #0
 800ac6c:	f43f aedf 	beq.w	800aa2e <_strtod_l+0x43e>
 800ac70:	2101      	movs	r1, #1
 800ac72:	9805      	ldr	r0, [sp, #20]
 800ac74:	f7ff f938 	bl	8009ee8 <__i2b>
 800ac78:	4680      	mov	r8, r0
 800ac7a:	b948      	cbnz	r0, 800ac90 <_strtod_l+0x6a0>
 800ac7c:	f04f 0800 	mov.w	r8, #0
 800ac80:	e6d5      	b.n	800aa2e <_strtod_l+0x43e>
 800ac82:	f04f 32ff 	mov.w	r2, #4294967295
 800ac86:	fa02 f303 	lsl.w	r3, r2, r3
 800ac8a:	ea03 0a0a 	and.w	sl, r3, sl
 800ac8e:	e7ad      	b.n	800abec <_strtod_l+0x5fc>
 800ac90:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ac92:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ac94:	2d00      	cmp	r5, #0
 800ac96:	bfab      	itete	ge
 800ac98:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ac9a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ac9c:	18ef      	addge	r7, r5, r3
 800ac9e:	1b5e      	sublt	r6, r3, r5
 800aca0:	9b08      	ldr	r3, [sp, #32]
 800aca2:	bfa8      	it	ge
 800aca4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800aca6:	eba5 0503 	sub.w	r5, r5, r3
 800acaa:	4415      	add	r5, r2
 800acac:	4b34      	ldr	r3, [pc, #208]	@ (800ad80 <_strtod_l+0x790>)
 800acae:	f105 35ff 	add.w	r5, r5, #4294967295
 800acb2:	bfb8      	it	lt
 800acb4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800acb6:	429d      	cmp	r5, r3
 800acb8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800acbc:	da50      	bge.n	800ad60 <_strtod_l+0x770>
 800acbe:	1b5b      	subs	r3, r3, r5
 800acc0:	2b1f      	cmp	r3, #31
 800acc2:	f04f 0101 	mov.w	r1, #1
 800acc6:	eba2 0203 	sub.w	r2, r2, r3
 800acca:	dc3d      	bgt.n	800ad48 <_strtod_l+0x758>
 800accc:	fa01 f303 	lsl.w	r3, r1, r3
 800acd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acd2:	2300      	movs	r3, #0
 800acd4:	9310      	str	r3, [sp, #64]	@ 0x40
 800acd6:	18bd      	adds	r5, r7, r2
 800acd8:	9b08      	ldr	r3, [sp, #32]
 800acda:	42af      	cmp	r7, r5
 800acdc:	4416      	add	r6, r2
 800acde:	441e      	add	r6, r3
 800ace0:	463b      	mov	r3, r7
 800ace2:	bfa8      	it	ge
 800ace4:	462b      	movge	r3, r5
 800ace6:	42b3      	cmp	r3, r6
 800ace8:	bfa8      	it	ge
 800acea:	4633      	movge	r3, r6
 800acec:	2b00      	cmp	r3, #0
 800acee:	bfc2      	ittt	gt
 800acf0:	1aed      	subgt	r5, r5, r3
 800acf2:	1af6      	subgt	r6, r6, r3
 800acf4:	1aff      	subgt	r7, r7, r3
 800acf6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	dd16      	ble.n	800ad2a <_strtod_l+0x73a>
 800acfc:	4641      	mov	r1, r8
 800acfe:	461a      	mov	r2, r3
 800ad00:	9805      	ldr	r0, [sp, #20]
 800ad02:	f7ff f9a9 	bl	800a058 <__pow5mult>
 800ad06:	4680      	mov	r8, r0
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	d0b7      	beq.n	800ac7c <_strtod_l+0x68c>
 800ad0c:	4601      	mov	r1, r0
 800ad0e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ad10:	9805      	ldr	r0, [sp, #20]
 800ad12:	f7ff f8ff 	bl	8009f14 <__multiply>
 800ad16:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	f43f ae88 	beq.w	800aa2e <_strtod_l+0x43e>
 800ad1e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad20:	9805      	ldr	r0, [sp, #20]
 800ad22:	f7fe ffe3 	bl	8009cec <_Bfree>
 800ad26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad28:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad2a:	2d00      	cmp	r5, #0
 800ad2c:	dc1d      	bgt.n	800ad6a <_strtod_l+0x77a>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	dd27      	ble.n	800ad84 <_strtod_l+0x794>
 800ad34:	4649      	mov	r1, r9
 800ad36:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ad38:	9805      	ldr	r0, [sp, #20]
 800ad3a:	f7ff f98d 	bl	800a058 <__pow5mult>
 800ad3e:	4681      	mov	r9, r0
 800ad40:	bb00      	cbnz	r0, 800ad84 <_strtod_l+0x794>
 800ad42:	f04f 0900 	mov.w	r9, #0
 800ad46:	e672      	b.n	800aa2e <_strtod_l+0x43e>
 800ad48:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ad4c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ad50:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ad54:	35e2      	adds	r5, #226	@ 0xe2
 800ad56:	fa01 f305 	lsl.w	r3, r1, r5
 800ad5a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad5c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ad5e:	e7ba      	b.n	800acd6 <_strtod_l+0x6e6>
 800ad60:	2300      	movs	r3, #0
 800ad62:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad64:	2301      	movs	r3, #1
 800ad66:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad68:	e7b5      	b.n	800acd6 <_strtod_l+0x6e6>
 800ad6a:	462a      	mov	r2, r5
 800ad6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad6e:	9805      	ldr	r0, [sp, #20]
 800ad70:	f7ff f9cc 	bl	800a10c <__lshift>
 800ad74:	901a      	str	r0, [sp, #104]	@ 0x68
 800ad76:	2800      	cmp	r0, #0
 800ad78:	d1d9      	bne.n	800ad2e <_strtod_l+0x73e>
 800ad7a:	e658      	b.n	800aa2e <_strtod_l+0x43e>
 800ad7c:	0800c9d8 	.word	0x0800c9d8
 800ad80:	fffffc02 	.word	0xfffffc02
 800ad84:	2e00      	cmp	r6, #0
 800ad86:	dd07      	ble.n	800ad98 <_strtod_l+0x7a8>
 800ad88:	4649      	mov	r1, r9
 800ad8a:	4632      	mov	r2, r6
 800ad8c:	9805      	ldr	r0, [sp, #20]
 800ad8e:	f7ff f9bd 	bl	800a10c <__lshift>
 800ad92:	4681      	mov	r9, r0
 800ad94:	2800      	cmp	r0, #0
 800ad96:	d0d4      	beq.n	800ad42 <_strtod_l+0x752>
 800ad98:	2f00      	cmp	r7, #0
 800ad9a:	dd08      	ble.n	800adae <_strtod_l+0x7be>
 800ad9c:	4641      	mov	r1, r8
 800ad9e:	463a      	mov	r2, r7
 800ada0:	9805      	ldr	r0, [sp, #20]
 800ada2:	f7ff f9b3 	bl	800a10c <__lshift>
 800ada6:	4680      	mov	r8, r0
 800ada8:	2800      	cmp	r0, #0
 800adaa:	f43f ae40 	beq.w	800aa2e <_strtod_l+0x43e>
 800adae:	464a      	mov	r2, r9
 800adb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800adb2:	9805      	ldr	r0, [sp, #20]
 800adb4:	f7ff fa32 	bl	800a21c <__mdiff>
 800adb8:	4604      	mov	r4, r0
 800adba:	2800      	cmp	r0, #0
 800adbc:	f43f ae37 	beq.w	800aa2e <_strtod_l+0x43e>
 800adc0:	68c3      	ldr	r3, [r0, #12]
 800adc2:	4641      	mov	r1, r8
 800adc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800adc6:	2300      	movs	r3, #0
 800adc8:	60c3      	str	r3, [r0, #12]
 800adca:	f7ff fa0b 	bl	800a1e4 <__mcmp>
 800adce:	2800      	cmp	r0, #0
 800add0:	da3d      	bge.n	800ae4e <_strtod_l+0x85e>
 800add2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800add4:	ea53 030a 	orrs.w	r3, r3, sl
 800add8:	d163      	bne.n	800aea2 <_strtod_l+0x8b2>
 800adda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d15f      	bne.n	800aea2 <_strtod_l+0x8b2>
 800ade2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ade6:	0d1b      	lsrs	r3, r3, #20
 800ade8:	051b      	lsls	r3, r3, #20
 800adea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800adee:	d958      	bls.n	800aea2 <_strtod_l+0x8b2>
 800adf0:	6963      	ldr	r3, [r4, #20]
 800adf2:	b913      	cbnz	r3, 800adfa <_strtod_l+0x80a>
 800adf4:	6923      	ldr	r3, [r4, #16]
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	dd53      	ble.n	800aea2 <_strtod_l+0x8b2>
 800adfa:	4621      	mov	r1, r4
 800adfc:	2201      	movs	r2, #1
 800adfe:	9805      	ldr	r0, [sp, #20]
 800ae00:	f7ff f984 	bl	800a10c <__lshift>
 800ae04:	4641      	mov	r1, r8
 800ae06:	4604      	mov	r4, r0
 800ae08:	f7ff f9ec 	bl	800a1e4 <__mcmp>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	dd48      	ble.n	800aea2 <_strtod_l+0x8b2>
 800ae10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae14:	9a08      	ldr	r2, [sp, #32]
 800ae16:	0d1b      	lsrs	r3, r3, #20
 800ae18:	051b      	lsls	r3, r3, #20
 800ae1a:	2a00      	cmp	r2, #0
 800ae1c:	d062      	beq.n	800aee4 <_strtod_l+0x8f4>
 800ae1e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae22:	d85f      	bhi.n	800aee4 <_strtod_l+0x8f4>
 800ae24:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ae28:	f67f ae94 	bls.w	800ab54 <_strtod_l+0x564>
 800ae2c:	4650      	mov	r0, sl
 800ae2e:	4659      	mov	r1, fp
 800ae30:	4ba3      	ldr	r3, [pc, #652]	@ (800b0c0 <_strtod_l+0xad0>)
 800ae32:	2200      	movs	r2, #0
 800ae34:	f7f5 fc70 	bl	8000718 <__aeabi_dmul>
 800ae38:	4ba2      	ldr	r3, [pc, #648]	@ (800b0c4 <_strtod_l+0xad4>)
 800ae3a:	4682      	mov	sl, r0
 800ae3c:	400b      	ands	r3, r1
 800ae3e:	468b      	mov	fp, r1
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	f47f adff 	bne.w	800aa44 <_strtod_l+0x454>
 800ae46:	2322      	movs	r3, #34	@ 0x22
 800ae48:	9a05      	ldr	r2, [sp, #20]
 800ae4a:	6013      	str	r3, [r2, #0]
 800ae4c:	e5fa      	b.n	800aa44 <_strtod_l+0x454>
 800ae4e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ae52:	d165      	bne.n	800af20 <_strtod_l+0x930>
 800ae54:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ae56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae5a:	b35a      	cbz	r2, 800aeb4 <_strtod_l+0x8c4>
 800ae5c:	4a9a      	ldr	r2, [pc, #616]	@ (800b0c8 <_strtod_l+0xad8>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d12b      	bne.n	800aeba <_strtod_l+0x8ca>
 800ae62:	9b08      	ldr	r3, [sp, #32]
 800ae64:	4651      	mov	r1, sl
 800ae66:	b303      	cbz	r3, 800aeaa <_strtod_l+0x8ba>
 800ae68:	465a      	mov	r2, fp
 800ae6a:	4b96      	ldr	r3, [pc, #600]	@ (800b0c4 <_strtod_l+0xad4>)
 800ae6c:	4013      	ands	r3, r2
 800ae6e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ae72:	f04f 32ff 	mov.w	r2, #4294967295
 800ae76:	d81b      	bhi.n	800aeb0 <_strtod_l+0x8c0>
 800ae78:	0d1b      	lsrs	r3, r3, #20
 800ae7a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae82:	4299      	cmp	r1, r3
 800ae84:	d119      	bne.n	800aeba <_strtod_l+0x8ca>
 800ae86:	4b91      	ldr	r3, [pc, #580]	@ (800b0cc <_strtod_l+0xadc>)
 800ae88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d102      	bne.n	800ae94 <_strtod_l+0x8a4>
 800ae8e:	3101      	adds	r1, #1
 800ae90:	f43f adcd 	beq.w	800aa2e <_strtod_l+0x43e>
 800ae94:	f04f 0a00 	mov.w	sl, #0
 800ae98:	4b8a      	ldr	r3, [pc, #552]	@ (800b0c4 <_strtod_l+0xad4>)
 800ae9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae9c:	401a      	ands	r2, r3
 800ae9e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800aea2:	9b08      	ldr	r3, [sp, #32]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1c1      	bne.n	800ae2c <_strtod_l+0x83c>
 800aea8:	e5cc      	b.n	800aa44 <_strtod_l+0x454>
 800aeaa:	f04f 33ff 	mov.w	r3, #4294967295
 800aeae:	e7e8      	b.n	800ae82 <_strtod_l+0x892>
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	e7e6      	b.n	800ae82 <_strtod_l+0x892>
 800aeb4:	ea53 030a 	orrs.w	r3, r3, sl
 800aeb8:	d0aa      	beq.n	800ae10 <_strtod_l+0x820>
 800aeba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aebc:	b1db      	cbz	r3, 800aef6 <_strtod_l+0x906>
 800aebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aec0:	4213      	tst	r3, r2
 800aec2:	d0ee      	beq.n	800aea2 <_strtod_l+0x8b2>
 800aec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aec6:	4650      	mov	r0, sl
 800aec8:	4659      	mov	r1, fp
 800aeca:	9a08      	ldr	r2, [sp, #32]
 800aecc:	b1bb      	cbz	r3, 800aefe <_strtod_l+0x90e>
 800aece:	f7ff fb6d 	bl	800a5ac <sulp>
 800aed2:	4602      	mov	r2, r0
 800aed4:	460b      	mov	r3, r1
 800aed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aeda:	f7f5 fa67 	bl	80003ac <__adddf3>
 800aede:	4682      	mov	sl, r0
 800aee0:	468b      	mov	fp, r1
 800aee2:	e7de      	b.n	800aea2 <_strtod_l+0x8b2>
 800aee4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aee8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aeec:	f04f 3aff 	mov.w	sl, #4294967295
 800aef0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aef4:	e7d5      	b.n	800aea2 <_strtod_l+0x8b2>
 800aef6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aef8:	ea13 0f0a 	tst.w	r3, sl
 800aefc:	e7e1      	b.n	800aec2 <_strtod_l+0x8d2>
 800aefe:	f7ff fb55 	bl	800a5ac <sulp>
 800af02:	4602      	mov	r2, r0
 800af04:	460b      	mov	r3, r1
 800af06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af0a:	f7f5 fa4d 	bl	80003a8 <__aeabi_dsub>
 800af0e:	2200      	movs	r2, #0
 800af10:	2300      	movs	r3, #0
 800af12:	4682      	mov	sl, r0
 800af14:	468b      	mov	fp, r1
 800af16:	f7f5 fe67 	bl	8000be8 <__aeabi_dcmpeq>
 800af1a:	2800      	cmp	r0, #0
 800af1c:	d0c1      	beq.n	800aea2 <_strtod_l+0x8b2>
 800af1e:	e619      	b.n	800ab54 <_strtod_l+0x564>
 800af20:	4641      	mov	r1, r8
 800af22:	4620      	mov	r0, r4
 800af24:	f7ff face 	bl	800a4c4 <__ratio>
 800af28:	2200      	movs	r2, #0
 800af2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800af2e:	4606      	mov	r6, r0
 800af30:	460f      	mov	r7, r1
 800af32:	f7f5 fe6d 	bl	8000c10 <__aeabi_dcmple>
 800af36:	2800      	cmp	r0, #0
 800af38:	d06d      	beq.n	800b016 <_strtod_l+0xa26>
 800af3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d178      	bne.n	800b032 <_strtod_l+0xa42>
 800af40:	f1ba 0f00 	cmp.w	sl, #0
 800af44:	d156      	bne.n	800aff4 <_strtod_l+0xa04>
 800af46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d158      	bne.n	800b002 <_strtod_l+0xa12>
 800af50:	2200      	movs	r2, #0
 800af52:	4630      	mov	r0, r6
 800af54:	4639      	mov	r1, r7
 800af56:	4b5e      	ldr	r3, [pc, #376]	@ (800b0d0 <_strtod_l+0xae0>)
 800af58:	f7f5 fe50 	bl	8000bfc <__aeabi_dcmplt>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d157      	bne.n	800b010 <_strtod_l+0xa20>
 800af60:	4630      	mov	r0, r6
 800af62:	4639      	mov	r1, r7
 800af64:	2200      	movs	r2, #0
 800af66:	4b5b      	ldr	r3, [pc, #364]	@ (800b0d4 <_strtod_l+0xae4>)
 800af68:	f7f5 fbd6 	bl	8000718 <__aeabi_dmul>
 800af6c:	4606      	mov	r6, r0
 800af6e:	460f      	mov	r7, r1
 800af70:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800af74:	9606      	str	r6, [sp, #24]
 800af76:	9307      	str	r3, [sp, #28]
 800af78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af7c:	4d51      	ldr	r5, [pc, #324]	@ (800b0c4 <_strtod_l+0xad4>)
 800af7e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800af82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af84:	401d      	ands	r5, r3
 800af86:	4b54      	ldr	r3, [pc, #336]	@ (800b0d8 <_strtod_l+0xae8>)
 800af88:	429d      	cmp	r5, r3
 800af8a:	f040 80ab 	bne.w	800b0e4 <_strtod_l+0xaf4>
 800af8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af90:	4650      	mov	r0, sl
 800af92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800af96:	4659      	mov	r1, fp
 800af98:	f7ff f9d4 	bl	800a344 <__ulp>
 800af9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800afa0:	f7f5 fbba 	bl	8000718 <__aeabi_dmul>
 800afa4:	4652      	mov	r2, sl
 800afa6:	465b      	mov	r3, fp
 800afa8:	f7f5 fa00 	bl	80003ac <__adddf3>
 800afac:	460b      	mov	r3, r1
 800afae:	4945      	ldr	r1, [pc, #276]	@ (800b0c4 <_strtod_l+0xad4>)
 800afb0:	4a4a      	ldr	r2, [pc, #296]	@ (800b0dc <_strtod_l+0xaec>)
 800afb2:	4019      	ands	r1, r3
 800afb4:	4291      	cmp	r1, r2
 800afb6:	4682      	mov	sl, r0
 800afb8:	d942      	bls.n	800b040 <_strtod_l+0xa50>
 800afba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afbc:	4b43      	ldr	r3, [pc, #268]	@ (800b0cc <_strtod_l+0xadc>)
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d103      	bne.n	800afca <_strtod_l+0x9da>
 800afc2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afc4:	3301      	adds	r3, #1
 800afc6:	f43f ad32 	beq.w	800aa2e <_strtod_l+0x43e>
 800afca:	f04f 3aff 	mov.w	sl, #4294967295
 800afce:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800b0cc <_strtod_l+0xadc>
 800afd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afd4:	9805      	ldr	r0, [sp, #20]
 800afd6:	f7fe fe89 	bl	8009cec <_Bfree>
 800afda:	4649      	mov	r1, r9
 800afdc:	9805      	ldr	r0, [sp, #20]
 800afde:	f7fe fe85 	bl	8009cec <_Bfree>
 800afe2:	4641      	mov	r1, r8
 800afe4:	9805      	ldr	r0, [sp, #20]
 800afe6:	f7fe fe81 	bl	8009cec <_Bfree>
 800afea:	4621      	mov	r1, r4
 800afec:	9805      	ldr	r0, [sp, #20]
 800afee:	f7fe fe7d 	bl	8009cec <_Bfree>
 800aff2:	e61c      	b.n	800ac2e <_strtod_l+0x63e>
 800aff4:	f1ba 0f01 	cmp.w	sl, #1
 800aff8:	d103      	bne.n	800b002 <_strtod_l+0xa12>
 800affa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800affc:	2b00      	cmp	r3, #0
 800affe:	f43f ada9 	beq.w	800ab54 <_strtod_l+0x564>
 800b002:	2200      	movs	r2, #0
 800b004:	4b36      	ldr	r3, [pc, #216]	@ (800b0e0 <_strtod_l+0xaf0>)
 800b006:	2600      	movs	r6, #0
 800b008:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b00c:	4f30      	ldr	r7, [pc, #192]	@ (800b0d0 <_strtod_l+0xae0>)
 800b00e:	e7b3      	b.n	800af78 <_strtod_l+0x988>
 800b010:	2600      	movs	r6, #0
 800b012:	4f30      	ldr	r7, [pc, #192]	@ (800b0d4 <_strtod_l+0xae4>)
 800b014:	e7ac      	b.n	800af70 <_strtod_l+0x980>
 800b016:	4630      	mov	r0, r6
 800b018:	4639      	mov	r1, r7
 800b01a:	4b2e      	ldr	r3, [pc, #184]	@ (800b0d4 <_strtod_l+0xae4>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	f7f5 fb7b 	bl	8000718 <__aeabi_dmul>
 800b022:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b024:	4606      	mov	r6, r0
 800b026:	460f      	mov	r7, r1
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d0a1      	beq.n	800af70 <_strtod_l+0x980>
 800b02c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b030:	e7a2      	b.n	800af78 <_strtod_l+0x988>
 800b032:	2200      	movs	r2, #0
 800b034:	4b26      	ldr	r3, [pc, #152]	@ (800b0d0 <_strtod_l+0xae0>)
 800b036:	4616      	mov	r6, r2
 800b038:	461f      	mov	r7, r3
 800b03a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b03e:	e79b      	b.n	800af78 <_strtod_l+0x988>
 800b040:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b044:	9b08      	ldr	r3, [sp, #32]
 800b046:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d1c1      	bne.n	800afd2 <_strtod_l+0x9e2>
 800b04e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b052:	0d1b      	lsrs	r3, r3, #20
 800b054:	051b      	lsls	r3, r3, #20
 800b056:	429d      	cmp	r5, r3
 800b058:	d1bb      	bne.n	800afd2 <_strtod_l+0x9e2>
 800b05a:	4630      	mov	r0, r6
 800b05c:	4639      	mov	r1, r7
 800b05e:	f7f5 fec3 	bl	8000de8 <__aeabi_d2lz>
 800b062:	f7f5 fb2b 	bl	80006bc <__aeabi_l2d>
 800b066:	4602      	mov	r2, r0
 800b068:	460b      	mov	r3, r1
 800b06a:	4630      	mov	r0, r6
 800b06c:	4639      	mov	r1, r7
 800b06e:	f7f5 f99b 	bl	80003a8 <__aeabi_dsub>
 800b072:	460b      	mov	r3, r1
 800b074:	4602      	mov	r2, r0
 800b076:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b07a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b07e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b080:	ea46 060a 	orr.w	r6, r6, sl
 800b084:	431e      	orrs	r6, r3
 800b086:	d06a      	beq.n	800b15e <_strtod_l+0xb6e>
 800b088:	a309      	add	r3, pc, #36	@ (adr r3, 800b0b0 <_strtod_l+0xac0>)
 800b08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08e:	f7f5 fdb5 	bl	8000bfc <__aeabi_dcmplt>
 800b092:	2800      	cmp	r0, #0
 800b094:	f47f acd6 	bne.w	800aa44 <_strtod_l+0x454>
 800b098:	a307      	add	r3, pc, #28	@ (adr r3, 800b0b8 <_strtod_l+0xac8>)
 800b09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0a2:	f7f5 fdc9 	bl	8000c38 <__aeabi_dcmpgt>
 800b0a6:	2800      	cmp	r0, #0
 800b0a8:	d093      	beq.n	800afd2 <_strtod_l+0x9e2>
 800b0aa:	e4cb      	b.n	800aa44 <_strtod_l+0x454>
 800b0ac:	f3af 8000 	nop.w
 800b0b0:	94a03595 	.word	0x94a03595
 800b0b4:	3fdfffff 	.word	0x3fdfffff
 800b0b8:	35afe535 	.word	0x35afe535
 800b0bc:	3fe00000 	.word	0x3fe00000
 800b0c0:	39500000 	.word	0x39500000
 800b0c4:	7ff00000 	.word	0x7ff00000
 800b0c8:	000fffff 	.word	0x000fffff
 800b0cc:	7fefffff 	.word	0x7fefffff
 800b0d0:	3ff00000 	.word	0x3ff00000
 800b0d4:	3fe00000 	.word	0x3fe00000
 800b0d8:	7fe00000 	.word	0x7fe00000
 800b0dc:	7c9fffff 	.word	0x7c9fffff
 800b0e0:	bff00000 	.word	0xbff00000
 800b0e4:	9b08      	ldr	r3, [sp, #32]
 800b0e6:	b323      	cbz	r3, 800b132 <_strtod_l+0xb42>
 800b0e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b0ec:	d821      	bhi.n	800b132 <_strtod_l+0xb42>
 800b0ee:	a328      	add	r3, pc, #160	@ (adr r3, 800b190 <_strtod_l+0xba0>)
 800b0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f4:	4630      	mov	r0, r6
 800b0f6:	4639      	mov	r1, r7
 800b0f8:	f7f5 fd8a 	bl	8000c10 <__aeabi_dcmple>
 800b0fc:	b1a0      	cbz	r0, 800b128 <_strtod_l+0xb38>
 800b0fe:	4639      	mov	r1, r7
 800b100:	4630      	mov	r0, r6
 800b102:	f7f5 fde1 	bl	8000cc8 <__aeabi_d2uiz>
 800b106:	2801      	cmp	r0, #1
 800b108:	bf38      	it	cc
 800b10a:	2001      	movcc	r0, #1
 800b10c:	f7f5 fa8a 	bl	8000624 <__aeabi_ui2d>
 800b110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b112:	4606      	mov	r6, r0
 800b114:	460f      	mov	r7, r1
 800b116:	b9fb      	cbnz	r3, 800b158 <_strtod_l+0xb68>
 800b118:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b11c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b11e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b120:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b124:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b128:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b12a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b12e:	1b5b      	subs	r3, r3, r5
 800b130:	9311      	str	r3, [sp, #68]	@ 0x44
 800b132:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b136:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b13a:	f7ff f903 	bl	800a344 <__ulp>
 800b13e:	4602      	mov	r2, r0
 800b140:	460b      	mov	r3, r1
 800b142:	4650      	mov	r0, sl
 800b144:	4659      	mov	r1, fp
 800b146:	f7f5 fae7 	bl	8000718 <__aeabi_dmul>
 800b14a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b14e:	f7f5 f92d 	bl	80003ac <__adddf3>
 800b152:	4682      	mov	sl, r0
 800b154:	468b      	mov	fp, r1
 800b156:	e775      	b.n	800b044 <_strtod_l+0xa54>
 800b158:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b15c:	e7e0      	b.n	800b120 <_strtod_l+0xb30>
 800b15e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b198 <_strtod_l+0xba8>)
 800b160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b164:	f7f5 fd4a 	bl	8000bfc <__aeabi_dcmplt>
 800b168:	e79d      	b.n	800b0a6 <_strtod_l+0xab6>
 800b16a:	2300      	movs	r3, #0
 800b16c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b16e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b170:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b172:	6013      	str	r3, [r2, #0]
 800b174:	f7ff ba79 	b.w	800a66a <_strtod_l+0x7a>
 800b178:	2a65      	cmp	r2, #101	@ 0x65
 800b17a:	f43f ab72 	beq.w	800a862 <_strtod_l+0x272>
 800b17e:	2a45      	cmp	r2, #69	@ 0x45
 800b180:	f43f ab6f 	beq.w	800a862 <_strtod_l+0x272>
 800b184:	2301      	movs	r3, #1
 800b186:	f7ff bbaa 	b.w	800a8de <_strtod_l+0x2ee>
 800b18a:	bf00      	nop
 800b18c:	f3af 8000 	nop.w
 800b190:	ffc00000 	.word	0xffc00000
 800b194:	41dfffff 	.word	0x41dfffff
 800b198:	94a03595 	.word	0x94a03595
 800b19c:	3fcfffff 	.word	0x3fcfffff

0800b1a0 <_strtod_r>:
 800b1a0:	4b01      	ldr	r3, [pc, #4]	@ (800b1a8 <_strtod_r+0x8>)
 800b1a2:	f7ff ba25 	b.w	800a5f0 <_strtod_l>
 800b1a6:	bf00      	nop
 800b1a8:	20000068 	.word	0x20000068

0800b1ac <_strtol_l.isra.0>:
 800b1ac:	2b24      	cmp	r3, #36	@ 0x24
 800b1ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b2:	4686      	mov	lr, r0
 800b1b4:	4690      	mov	r8, r2
 800b1b6:	d801      	bhi.n	800b1bc <_strtol_l.isra.0+0x10>
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d106      	bne.n	800b1ca <_strtol_l.isra.0+0x1e>
 800b1bc:	f7fd fdac 	bl	8008d18 <__errno>
 800b1c0:	2316      	movs	r3, #22
 800b1c2:	6003      	str	r3, [r0, #0]
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1ca:	460d      	mov	r5, r1
 800b1cc:	4833      	ldr	r0, [pc, #204]	@ (800b29c <_strtol_l.isra.0+0xf0>)
 800b1ce:	462a      	mov	r2, r5
 800b1d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1d4:	5d06      	ldrb	r6, [r0, r4]
 800b1d6:	f016 0608 	ands.w	r6, r6, #8
 800b1da:	d1f8      	bne.n	800b1ce <_strtol_l.isra.0+0x22>
 800b1dc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b1de:	d110      	bne.n	800b202 <_strtol_l.isra.0+0x56>
 800b1e0:	2601      	movs	r6, #1
 800b1e2:	782c      	ldrb	r4, [r5, #0]
 800b1e4:	1c95      	adds	r5, r2, #2
 800b1e6:	f033 0210 	bics.w	r2, r3, #16
 800b1ea:	d115      	bne.n	800b218 <_strtol_l.isra.0+0x6c>
 800b1ec:	2c30      	cmp	r4, #48	@ 0x30
 800b1ee:	d10d      	bne.n	800b20c <_strtol_l.isra.0+0x60>
 800b1f0:	782a      	ldrb	r2, [r5, #0]
 800b1f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b1f6:	2a58      	cmp	r2, #88	@ 0x58
 800b1f8:	d108      	bne.n	800b20c <_strtol_l.isra.0+0x60>
 800b1fa:	786c      	ldrb	r4, [r5, #1]
 800b1fc:	3502      	adds	r5, #2
 800b1fe:	2310      	movs	r3, #16
 800b200:	e00a      	b.n	800b218 <_strtol_l.isra.0+0x6c>
 800b202:	2c2b      	cmp	r4, #43	@ 0x2b
 800b204:	bf04      	itt	eq
 800b206:	782c      	ldrbeq	r4, [r5, #0]
 800b208:	1c95      	addeq	r5, r2, #2
 800b20a:	e7ec      	b.n	800b1e6 <_strtol_l.isra.0+0x3a>
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d1f6      	bne.n	800b1fe <_strtol_l.isra.0+0x52>
 800b210:	2c30      	cmp	r4, #48	@ 0x30
 800b212:	bf14      	ite	ne
 800b214:	230a      	movne	r3, #10
 800b216:	2308      	moveq	r3, #8
 800b218:	2200      	movs	r2, #0
 800b21a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b21e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b222:	fbbc f9f3 	udiv	r9, ip, r3
 800b226:	4610      	mov	r0, r2
 800b228:	fb03 ca19 	mls	sl, r3, r9, ip
 800b22c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b230:	2f09      	cmp	r7, #9
 800b232:	d80f      	bhi.n	800b254 <_strtol_l.isra.0+0xa8>
 800b234:	463c      	mov	r4, r7
 800b236:	42a3      	cmp	r3, r4
 800b238:	dd1b      	ble.n	800b272 <_strtol_l.isra.0+0xc6>
 800b23a:	1c57      	adds	r7, r2, #1
 800b23c:	d007      	beq.n	800b24e <_strtol_l.isra.0+0xa2>
 800b23e:	4581      	cmp	r9, r0
 800b240:	d314      	bcc.n	800b26c <_strtol_l.isra.0+0xc0>
 800b242:	d101      	bne.n	800b248 <_strtol_l.isra.0+0x9c>
 800b244:	45a2      	cmp	sl, r4
 800b246:	db11      	blt.n	800b26c <_strtol_l.isra.0+0xc0>
 800b248:	2201      	movs	r2, #1
 800b24a:	fb00 4003 	mla	r0, r0, r3, r4
 800b24e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b252:	e7eb      	b.n	800b22c <_strtol_l.isra.0+0x80>
 800b254:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b258:	2f19      	cmp	r7, #25
 800b25a:	d801      	bhi.n	800b260 <_strtol_l.isra.0+0xb4>
 800b25c:	3c37      	subs	r4, #55	@ 0x37
 800b25e:	e7ea      	b.n	800b236 <_strtol_l.isra.0+0x8a>
 800b260:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b264:	2f19      	cmp	r7, #25
 800b266:	d804      	bhi.n	800b272 <_strtol_l.isra.0+0xc6>
 800b268:	3c57      	subs	r4, #87	@ 0x57
 800b26a:	e7e4      	b.n	800b236 <_strtol_l.isra.0+0x8a>
 800b26c:	f04f 32ff 	mov.w	r2, #4294967295
 800b270:	e7ed      	b.n	800b24e <_strtol_l.isra.0+0xa2>
 800b272:	1c53      	adds	r3, r2, #1
 800b274:	d108      	bne.n	800b288 <_strtol_l.isra.0+0xdc>
 800b276:	2322      	movs	r3, #34	@ 0x22
 800b278:	4660      	mov	r0, ip
 800b27a:	f8ce 3000 	str.w	r3, [lr]
 800b27e:	f1b8 0f00 	cmp.w	r8, #0
 800b282:	d0a0      	beq.n	800b1c6 <_strtol_l.isra.0+0x1a>
 800b284:	1e69      	subs	r1, r5, #1
 800b286:	e006      	b.n	800b296 <_strtol_l.isra.0+0xea>
 800b288:	b106      	cbz	r6, 800b28c <_strtol_l.isra.0+0xe0>
 800b28a:	4240      	negs	r0, r0
 800b28c:	f1b8 0f00 	cmp.w	r8, #0
 800b290:	d099      	beq.n	800b1c6 <_strtol_l.isra.0+0x1a>
 800b292:	2a00      	cmp	r2, #0
 800b294:	d1f6      	bne.n	800b284 <_strtol_l.isra.0+0xd8>
 800b296:	f8c8 1000 	str.w	r1, [r8]
 800b29a:	e794      	b.n	800b1c6 <_strtol_l.isra.0+0x1a>
 800b29c:	0800ca01 	.word	0x0800ca01

0800b2a0 <_strtol_r>:
 800b2a0:	f7ff bf84 	b.w	800b1ac <_strtol_l.isra.0>

0800b2a4 <__ssputs_r>:
 800b2a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2a8:	461f      	mov	r7, r3
 800b2aa:	688e      	ldr	r6, [r1, #8]
 800b2ac:	4682      	mov	sl, r0
 800b2ae:	42be      	cmp	r6, r7
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	4690      	mov	r8, r2
 800b2b4:	680b      	ldr	r3, [r1, #0]
 800b2b6:	d82d      	bhi.n	800b314 <__ssputs_r+0x70>
 800b2b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b2bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b2c0:	d026      	beq.n	800b310 <__ssputs_r+0x6c>
 800b2c2:	6965      	ldr	r5, [r4, #20]
 800b2c4:	6909      	ldr	r1, [r1, #16]
 800b2c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b2ca:	eba3 0901 	sub.w	r9, r3, r1
 800b2ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b2d2:	1c7b      	adds	r3, r7, #1
 800b2d4:	444b      	add	r3, r9
 800b2d6:	106d      	asrs	r5, r5, #1
 800b2d8:	429d      	cmp	r5, r3
 800b2da:	bf38      	it	cc
 800b2dc:	461d      	movcc	r5, r3
 800b2de:	0553      	lsls	r3, r2, #21
 800b2e0:	d527      	bpl.n	800b332 <__ssputs_r+0x8e>
 800b2e2:	4629      	mov	r1, r5
 800b2e4:	f7fe fc36 	bl	8009b54 <_malloc_r>
 800b2e8:	4606      	mov	r6, r0
 800b2ea:	b360      	cbz	r0, 800b346 <__ssputs_r+0xa2>
 800b2ec:	464a      	mov	r2, r9
 800b2ee:	6921      	ldr	r1, [r4, #16]
 800b2f0:	f7fd fd4d 	bl	8008d8e <memcpy>
 800b2f4:	89a3      	ldrh	r3, [r4, #12]
 800b2f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b2fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2fe:	81a3      	strh	r3, [r4, #12]
 800b300:	6126      	str	r6, [r4, #16]
 800b302:	444e      	add	r6, r9
 800b304:	6026      	str	r6, [r4, #0]
 800b306:	463e      	mov	r6, r7
 800b308:	6165      	str	r5, [r4, #20]
 800b30a:	eba5 0509 	sub.w	r5, r5, r9
 800b30e:	60a5      	str	r5, [r4, #8]
 800b310:	42be      	cmp	r6, r7
 800b312:	d900      	bls.n	800b316 <__ssputs_r+0x72>
 800b314:	463e      	mov	r6, r7
 800b316:	4632      	mov	r2, r6
 800b318:	4641      	mov	r1, r8
 800b31a:	6820      	ldr	r0, [r4, #0]
 800b31c:	f000 f9c2 	bl	800b6a4 <memmove>
 800b320:	2000      	movs	r0, #0
 800b322:	68a3      	ldr	r3, [r4, #8]
 800b324:	1b9b      	subs	r3, r3, r6
 800b326:	60a3      	str	r3, [r4, #8]
 800b328:	6823      	ldr	r3, [r4, #0]
 800b32a:	4433      	add	r3, r6
 800b32c:	6023      	str	r3, [r4, #0]
 800b32e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b332:	462a      	mov	r2, r5
 800b334:	f000 fd75 	bl	800be22 <_realloc_r>
 800b338:	4606      	mov	r6, r0
 800b33a:	2800      	cmp	r0, #0
 800b33c:	d1e0      	bne.n	800b300 <__ssputs_r+0x5c>
 800b33e:	4650      	mov	r0, sl
 800b340:	6921      	ldr	r1, [r4, #16]
 800b342:	f7fe fb95 	bl	8009a70 <_free_r>
 800b346:	230c      	movs	r3, #12
 800b348:	f8ca 3000 	str.w	r3, [sl]
 800b34c:	89a3      	ldrh	r3, [r4, #12]
 800b34e:	f04f 30ff 	mov.w	r0, #4294967295
 800b352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b356:	81a3      	strh	r3, [r4, #12]
 800b358:	e7e9      	b.n	800b32e <__ssputs_r+0x8a>
	...

0800b35c <_svfiprintf_r>:
 800b35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b360:	4698      	mov	r8, r3
 800b362:	898b      	ldrh	r3, [r1, #12]
 800b364:	4607      	mov	r7, r0
 800b366:	061b      	lsls	r3, r3, #24
 800b368:	460d      	mov	r5, r1
 800b36a:	4614      	mov	r4, r2
 800b36c:	b09d      	sub	sp, #116	@ 0x74
 800b36e:	d510      	bpl.n	800b392 <_svfiprintf_r+0x36>
 800b370:	690b      	ldr	r3, [r1, #16]
 800b372:	b973      	cbnz	r3, 800b392 <_svfiprintf_r+0x36>
 800b374:	2140      	movs	r1, #64	@ 0x40
 800b376:	f7fe fbed 	bl	8009b54 <_malloc_r>
 800b37a:	6028      	str	r0, [r5, #0]
 800b37c:	6128      	str	r0, [r5, #16]
 800b37e:	b930      	cbnz	r0, 800b38e <_svfiprintf_r+0x32>
 800b380:	230c      	movs	r3, #12
 800b382:	603b      	str	r3, [r7, #0]
 800b384:	f04f 30ff 	mov.w	r0, #4294967295
 800b388:	b01d      	add	sp, #116	@ 0x74
 800b38a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b38e:	2340      	movs	r3, #64	@ 0x40
 800b390:	616b      	str	r3, [r5, #20]
 800b392:	2300      	movs	r3, #0
 800b394:	9309      	str	r3, [sp, #36]	@ 0x24
 800b396:	2320      	movs	r3, #32
 800b398:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b39c:	2330      	movs	r3, #48	@ 0x30
 800b39e:	f04f 0901 	mov.w	r9, #1
 800b3a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b540 <_svfiprintf_r+0x1e4>
 800b3aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3ae:	4623      	mov	r3, r4
 800b3b0:	469a      	mov	sl, r3
 800b3b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3b6:	b10a      	cbz	r2, 800b3bc <_svfiprintf_r+0x60>
 800b3b8:	2a25      	cmp	r2, #37	@ 0x25
 800b3ba:	d1f9      	bne.n	800b3b0 <_svfiprintf_r+0x54>
 800b3bc:	ebba 0b04 	subs.w	fp, sl, r4
 800b3c0:	d00b      	beq.n	800b3da <_svfiprintf_r+0x7e>
 800b3c2:	465b      	mov	r3, fp
 800b3c4:	4622      	mov	r2, r4
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	4638      	mov	r0, r7
 800b3ca:	f7ff ff6b 	bl	800b2a4 <__ssputs_r>
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	f000 80a7 	beq.w	800b522 <_svfiprintf_r+0x1c6>
 800b3d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3d6:	445a      	add	r2, fp
 800b3d8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3da:	f89a 3000 	ldrb.w	r3, [sl]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f000 809f 	beq.w	800b522 <_svfiprintf_r+0x1c6>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3ee:	f10a 0a01 	add.w	sl, sl, #1
 800b3f2:	9304      	str	r3, [sp, #16]
 800b3f4:	9307      	str	r3, [sp, #28]
 800b3f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3fa:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3fc:	4654      	mov	r4, sl
 800b3fe:	2205      	movs	r2, #5
 800b400:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b404:	484e      	ldr	r0, [pc, #312]	@ (800b540 <_svfiprintf_r+0x1e4>)
 800b406:	f7fd fcb4 	bl	8008d72 <memchr>
 800b40a:	9a04      	ldr	r2, [sp, #16]
 800b40c:	b9d8      	cbnz	r0, 800b446 <_svfiprintf_r+0xea>
 800b40e:	06d0      	lsls	r0, r2, #27
 800b410:	bf44      	itt	mi
 800b412:	2320      	movmi	r3, #32
 800b414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b418:	0711      	lsls	r1, r2, #28
 800b41a:	bf44      	itt	mi
 800b41c:	232b      	movmi	r3, #43	@ 0x2b
 800b41e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b422:	f89a 3000 	ldrb.w	r3, [sl]
 800b426:	2b2a      	cmp	r3, #42	@ 0x2a
 800b428:	d015      	beq.n	800b456 <_svfiprintf_r+0xfa>
 800b42a:	4654      	mov	r4, sl
 800b42c:	2000      	movs	r0, #0
 800b42e:	f04f 0c0a 	mov.w	ip, #10
 800b432:	9a07      	ldr	r2, [sp, #28]
 800b434:	4621      	mov	r1, r4
 800b436:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b43a:	3b30      	subs	r3, #48	@ 0x30
 800b43c:	2b09      	cmp	r3, #9
 800b43e:	d94b      	bls.n	800b4d8 <_svfiprintf_r+0x17c>
 800b440:	b1b0      	cbz	r0, 800b470 <_svfiprintf_r+0x114>
 800b442:	9207      	str	r2, [sp, #28]
 800b444:	e014      	b.n	800b470 <_svfiprintf_r+0x114>
 800b446:	eba0 0308 	sub.w	r3, r0, r8
 800b44a:	fa09 f303 	lsl.w	r3, r9, r3
 800b44e:	4313      	orrs	r3, r2
 800b450:	46a2      	mov	sl, r4
 800b452:	9304      	str	r3, [sp, #16]
 800b454:	e7d2      	b.n	800b3fc <_svfiprintf_r+0xa0>
 800b456:	9b03      	ldr	r3, [sp, #12]
 800b458:	1d19      	adds	r1, r3, #4
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	9103      	str	r1, [sp, #12]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	bfbb      	ittet	lt
 800b462:	425b      	neglt	r3, r3
 800b464:	f042 0202 	orrlt.w	r2, r2, #2
 800b468:	9307      	strge	r3, [sp, #28]
 800b46a:	9307      	strlt	r3, [sp, #28]
 800b46c:	bfb8      	it	lt
 800b46e:	9204      	strlt	r2, [sp, #16]
 800b470:	7823      	ldrb	r3, [r4, #0]
 800b472:	2b2e      	cmp	r3, #46	@ 0x2e
 800b474:	d10a      	bne.n	800b48c <_svfiprintf_r+0x130>
 800b476:	7863      	ldrb	r3, [r4, #1]
 800b478:	2b2a      	cmp	r3, #42	@ 0x2a
 800b47a:	d132      	bne.n	800b4e2 <_svfiprintf_r+0x186>
 800b47c:	9b03      	ldr	r3, [sp, #12]
 800b47e:	3402      	adds	r4, #2
 800b480:	1d1a      	adds	r2, r3, #4
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	9203      	str	r2, [sp, #12]
 800b486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b48a:	9305      	str	r3, [sp, #20]
 800b48c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b544 <_svfiprintf_r+0x1e8>
 800b490:	2203      	movs	r2, #3
 800b492:	4650      	mov	r0, sl
 800b494:	7821      	ldrb	r1, [r4, #0]
 800b496:	f7fd fc6c 	bl	8008d72 <memchr>
 800b49a:	b138      	cbz	r0, 800b4ac <_svfiprintf_r+0x150>
 800b49c:	2240      	movs	r2, #64	@ 0x40
 800b49e:	9b04      	ldr	r3, [sp, #16]
 800b4a0:	eba0 000a 	sub.w	r0, r0, sl
 800b4a4:	4082      	lsls	r2, r0
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	3401      	adds	r4, #1
 800b4aa:	9304      	str	r3, [sp, #16]
 800b4ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4b0:	2206      	movs	r2, #6
 800b4b2:	4825      	ldr	r0, [pc, #148]	@ (800b548 <_svfiprintf_r+0x1ec>)
 800b4b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4b8:	f7fd fc5b 	bl	8008d72 <memchr>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	d036      	beq.n	800b52e <_svfiprintf_r+0x1d2>
 800b4c0:	4b22      	ldr	r3, [pc, #136]	@ (800b54c <_svfiprintf_r+0x1f0>)
 800b4c2:	bb1b      	cbnz	r3, 800b50c <_svfiprintf_r+0x1b0>
 800b4c4:	9b03      	ldr	r3, [sp, #12]
 800b4c6:	3307      	adds	r3, #7
 800b4c8:	f023 0307 	bic.w	r3, r3, #7
 800b4cc:	3308      	adds	r3, #8
 800b4ce:	9303      	str	r3, [sp, #12]
 800b4d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4d2:	4433      	add	r3, r6
 800b4d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4d6:	e76a      	b.n	800b3ae <_svfiprintf_r+0x52>
 800b4d8:	460c      	mov	r4, r1
 800b4da:	2001      	movs	r0, #1
 800b4dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4e0:	e7a8      	b.n	800b434 <_svfiprintf_r+0xd8>
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	f04f 0c0a 	mov.w	ip, #10
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	3401      	adds	r4, #1
 800b4ec:	9305      	str	r3, [sp, #20]
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4f4:	3a30      	subs	r2, #48	@ 0x30
 800b4f6:	2a09      	cmp	r2, #9
 800b4f8:	d903      	bls.n	800b502 <_svfiprintf_r+0x1a6>
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d0c6      	beq.n	800b48c <_svfiprintf_r+0x130>
 800b4fe:	9105      	str	r1, [sp, #20]
 800b500:	e7c4      	b.n	800b48c <_svfiprintf_r+0x130>
 800b502:	4604      	mov	r4, r0
 800b504:	2301      	movs	r3, #1
 800b506:	fb0c 2101 	mla	r1, ip, r1, r2
 800b50a:	e7f0      	b.n	800b4ee <_svfiprintf_r+0x192>
 800b50c:	ab03      	add	r3, sp, #12
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	462a      	mov	r2, r5
 800b512:	4638      	mov	r0, r7
 800b514:	4b0e      	ldr	r3, [pc, #56]	@ (800b550 <_svfiprintf_r+0x1f4>)
 800b516:	a904      	add	r1, sp, #16
 800b518:	f7fc fcbe 	bl	8007e98 <_printf_float>
 800b51c:	1c42      	adds	r2, r0, #1
 800b51e:	4606      	mov	r6, r0
 800b520:	d1d6      	bne.n	800b4d0 <_svfiprintf_r+0x174>
 800b522:	89ab      	ldrh	r3, [r5, #12]
 800b524:	065b      	lsls	r3, r3, #25
 800b526:	f53f af2d 	bmi.w	800b384 <_svfiprintf_r+0x28>
 800b52a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b52c:	e72c      	b.n	800b388 <_svfiprintf_r+0x2c>
 800b52e:	ab03      	add	r3, sp, #12
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	462a      	mov	r2, r5
 800b534:	4638      	mov	r0, r7
 800b536:	4b06      	ldr	r3, [pc, #24]	@ (800b550 <_svfiprintf_r+0x1f4>)
 800b538:	a904      	add	r1, sp, #16
 800b53a:	f7fc ff4b 	bl	80083d4 <_printf_i>
 800b53e:	e7ed      	b.n	800b51c <_svfiprintf_r+0x1c0>
 800b540:	0800c7fb 	.word	0x0800c7fb
 800b544:	0800c801 	.word	0x0800c801
 800b548:	0800c805 	.word	0x0800c805
 800b54c:	08007e99 	.word	0x08007e99
 800b550:	0800b2a5 	.word	0x0800b2a5

0800b554 <__sflush_r>:
 800b554:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	0716      	lsls	r6, r2, #28
 800b55c:	4605      	mov	r5, r0
 800b55e:	460c      	mov	r4, r1
 800b560:	d454      	bmi.n	800b60c <__sflush_r+0xb8>
 800b562:	684b      	ldr	r3, [r1, #4]
 800b564:	2b00      	cmp	r3, #0
 800b566:	dc02      	bgt.n	800b56e <__sflush_r+0x1a>
 800b568:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	dd48      	ble.n	800b600 <__sflush_r+0xac>
 800b56e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b570:	2e00      	cmp	r6, #0
 800b572:	d045      	beq.n	800b600 <__sflush_r+0xac>
 800b574:	2300      	movs	r3, #0
 800b576:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b57a:	682f      	ldr	r7, [r5, #0]
 800b57c:	6a21      	ldr	r1, [r4, #32]
 800b57e:	602b      	str	r3, [r5, #0]
 800b580:	d030      	beq.n	800b5e4 <__sflush_r+0x90>
 800b582:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	0759      	lsls	r1, r3, #29
 800b588:	d505      	bpl.n	800b596 <__sflush_r+0x42>
 800b58a:	6863      	ldr	r3, [r4, #4]
 800b58c:	1ad2      	subs	r2, r2, r3
 800b58e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b590:	b10b      	cbz	r3, 800b596 <__sflush_r+0x42>
 800b592:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b594:	1ad2      	subs	r2, r2, r3
 800b596:	2300      	movs	r3, #0
 800b598:	4628      	mov	r0, r5
 800b59a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b59c:	6a21      	ldr	r1, [r4, #32]
 800b59e:	47b0      	blx	r6
 800b5a0:	1c43      	adds	r3, r0, #1
 800b5a2:	89a3      	ldrh	r3, [r4, #12]
 800b5a4:	d106      	bne.n	800b5b4 <__sflush_r+0x60>
 800b5a6:	6829      	ldr	r1, [r5, #0]
 800b5a8:	291d      	cmp	r1, #29
 800b5aa:	d82b      	bhi.n	800b604 <__sflush_r+0xb0>
 800b5ac:	4a28      	ldr	r2, [pc, #160]	@ (800b650 <__sflush_r+0xfc>)
 800b5ae:	40ca      	lsrs	r2, r1
 800b5b0:	07d6      	lsls	r6, r2, #31
 800b5b2:	d527      	bpl.n	800b604 <__sflush_r+0xb0>
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	6062      	str	r2, [r4, #4]
 800b5b8:	6922      	ldr	r2, [r4, #16]
 800b5ba:	04d9      	lsls	r1, r3, #19
 800b5bc:	6022      	str	r2, [r4, #0]
 800b5be:	d504      	bpl.n	800b5ca <__sflush_r+0x76>
 800b5c0:	1c42      	adds	r2, r0, #1
 800b5c2:	d101      	bne.n	800b5c8 <__sflush_r+0x74>
 800b5c4:	682b      	ldr	r3, [r5, #0]
 800b5c6:	b903      	cbnz	r3, 800b5ca <__sflush_r+0x76>
 800b5c8:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5cc:	602f      	str	r7, [r5, #0]
 800b5ce:	b1b9      	cbz	r1, 800b600 <__sflush_r+0xac>
 800b5d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5d4:	4299      	cmp	r1, r3
 800b5d6:	d002      	beq.n	800b5de <__sflush_r+0x8a>
 800b5d8:	4628      	mov	r0, r5
 800b5da:	f7fe fa49 	bl	8009a70 <_free_r>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5e2:	e00d      	b.n	800b600 <__sflush_r+0xac>
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	47b0      	blx	r6
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	1c50      	adds	r0, r2, #1
 800b5ee:	d1c9      	bne.n	800b584 <__sflush_r+0x30>
 800b5f0:	682b      	ldr	r3, [r5, #0]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d0c6      	beq.n	800b584 <__sflush_r+0x30>
 800b5f6:	2b1d      	cmp	r3, #29
 800b5f8:	d001      	beq.n	800b5fe <__sflush_r+0xaa>
 800b5fa:	2b16      	cmp	r3, #22
 800b5fc:	d11d      	bne.n	800b63a <__sflush_r+0xe6>
 800b5fe:	602f      	str	r7, [r5, #0]
 800b600:	2000      	movs	r0, #0
 800b602:	e021      	b.n	800b648 <__sflush_r+0xf4>
 800b604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b608:	b21b      	sxth	r3, r3
 800b60a:	e01a      	b.n	800b642 <__sflush_r+0xee>
 800b60c:	690f      	ldr	r7, [r1, #16]
 800b60e:	2f00      	cmp	r7, #0
 800b610:	d0f6      	beq.n	800b600 <__sflush_r+0xac>
 800b612:	0793      	lsls	r3, r2, #30
 800b614:	bf18      	it	ne
 800b616:	2300      	movne	r3, #0
 800b618:	680e      	ldr	r6, [r1, #0]
 800b61a:	bf08      	it	eq
 800b61c:	694b      	ldreq	r3, [r1, #20]
 800b61e:	1bf6      	subs	r6, r6, r7
 800b620:	600f      	str	r7, [r1, #0]
 800b622:	608b      	str	r3, [r1, #8]
 800b624:	2e00      	cmp	r6, #0
 800b626:	ddeb      	ble.n	800b600 <__sflush_r+0xac>
 800b628:	4633      	mov	r3, r6
 800b62a:	463a      	mov	r2, r7
 800b62c:	4628      	mov	r0, r5
 800b62e:	6a21      	ldr	r1, [r4, #32]
 800b630:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800b634:	47e0      	blx	ip
 800b636:	2800      	cmp	r0, #0
 800b638:	dc07      	bgt.n	800b64a <__sflush_r+0xf6>
 800b63a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b63e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b642:	f04f 30ff 	mov.w	r0, #4294967295
 800b646:	81a3      	strh	r3, [r4, #12]
 800b648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b64a:	4407      	add	r7, r0
 800b64c:	1a36      	subs	r6, r6, r0
 800b64e:	e7e9      	b.n	800b624 <__sflush_r+0xd0>
 800b650:	20400001 	.word	0x20400001

0800b654 <_fflush_r>:
 800b654:	b538      	push	{r3, r4, r5, lr}
 800b656:	690b      	ldr	r3, [r1, #16]
 800b658:	4605      	mov	r5, r0
 800b65a:	460c      	mov	r4, r1
 800b65c:	b913      	cbnz	r3, 800b664 <_fflush_r+0x10>
 800b65e:	2500      	movs	r5, #0
 800b660:	4628      	mov	r0, r5
 800b662:	bd38      	pop	{r3, r4, r5, pc}
 800b664:	b118      	cbz	r0, 800b66e <_fflush_r+0x1a>
 800b666:	6a03      	ldr	r3, [r0, #32]
 800b668:	b90b      	cbnz	r3, 800b66e <_fflush_r+0x1a>
 800b66a:	f7fd fa67 	bl	8008b3c <__sinit>
 800b66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d0f3      	beq.n	800b65e <_fflush_r+0xa>
 800b676:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b678:	07d0      	lsls	r0, r2, #31
 800b67a:	d404      	bmi.n	800b686 <_fflush_r+0x32>
 800b67c:	0599      	lsls	r1, r3, #22
 800b67e:	d402      	bmi.n	800b686 <_fflush_r+0x32>
 800b680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b682:	f7fd fb74 	bl	8008d6e <__retarget_lock_acquire_recursive>
 800b686:	4628      	mov	r0, r5
 800b688:	4621      	mov	r1, r4
 800b68a:	f7ff ff63 	bl	800b554 <__sflush_r>
 800b68e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b690:	4605      	mov	r5, r0
 800b692:	07da      	lsls	r2, r3, #31
 800b694:	d4e4      	bmi.n	800b660 <_fflush_r+0xc>
 800b696:	89a3      	ldrh	r3, [r4, #12]
 800b698:	059b      	lsls	r3, r3, #22
 800b69a:	d4e1      	bmi.n	800b660 <_fflush_r+0xc>
 800b69c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b69e:	f7fd fb67 	bl	8008d70 <__retarget_lock_release_recursive>
 800b6a2:	e7dd      	b.n	800b660 <_fflush_r+0xc>

0800b6a4 <memmove>:
 800b6a4:	4288      	cmp	r0, r1
 800b6a6:	b510      	push	{r4, lr}
 800b6a8:	eb01 0402 	add.w	r4, r1, r2
 800b6ac:	d902      	bls.n	800b6b4 <memmove+0x10>
 800b6ae:	4284      	cmp	r4, r0
 800b6b0:	4623      	mov	r3, r4
 800b6b2:	d807      	bhi.n	800b6c4 <memmove+0x20>
 800b6b4:	1e43      	subs	r3, r0, #1
 800b6b6:	42a1      	cmp	r1, r4
 800b6b8:	d008      	beq.n	800b6cc <memmove+0x28>
 800b6ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b6c2:	e7f8      	b.n	800b6b6 <memmove+0x12>
 800b6c4:	4601      	mov	r1, r0
 800b6c6:	4402      	add	r2, r0
 800b6c8:	428a      	cmp	r2, r1
 800b6ca:	d100      	bne.n	800b6ce <memmove+0x2a>
 800b6cc:	bd10      	pop	{r4, pc}
 800b6ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b6d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b6d6:	e7f7      	b.n	800b6c8 <memmove+0x24>

0800b6d8 <strncmp>:
 800b6d8:	b510      	push	{r4, lr}
 800b6da:	b16a      	cbz	r2, 800b6f8 <strncmp+0x20>
 800b6dc:	3901      	subs	r1, #1
 800b6de:	1884      	adds	r4, r0, r2
 800b6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	d103      	bne.n	800b6f4 <strncmp+0x1c>
 800b6ec:	42a0      	cmp	r0, r4
 800b6ee:	d001      	beq.n	800b6f4 <strncmp+0x1c>
 800b6f0:	2a00      	cmp	r2, #0
 800b6f2:	d1f5      	bne.n	800b6e0 <strncmp+0x8>
 800b6f4:	1ad0      	subs	r0, r2, r3
 800b6f6:	bd10      	pop	{r4, pc}
 800b6f8:	4610      	mov	r0, r2
 800b6fa:	e7fc      	b.n	800b6f6 <strncmp+0x1e>

0800b6fc <_sbrk_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	2300      	movs	r3, #0
 800b700:	4d05      	ldr	r5, [pc, #20]	@ (800b718 <_sbrk_r+0x1c>)
 800b702:	4604      	mov	r4, r0
 800b704:	4608      	mov	r0, r1
 800b706:	602b      	str	r3, [r5, #0]
 800b708:	f7f7 f9ce 	bl	8002aa8 <_sbrk>
 800b70c:	1c43      	adds	r3, r0, #1
 800b70e:	d102      	bne.n	800b716 <_sbrk_r+0x1a>
 800b710:	682b      	ldr	r3, [r5, #0]
 800b712:	b103      	cbz	r3, 800b716 <_sbrk_r+0x1a>
 800b714:	6023      	str	r3, [r4, #0]
 800b716:	bd38      	pop	{r3, r4, r5, pc}
 800b718:	20000a08 	.word	0x20000a08

0800b71c <nan>:
 800b71c:	2000      	movs	r0, #0
 800b71e:	4901      	ldr	r1, [pc, #4]	@ (800b724 <nan+0x8>)
 800b720:	4770      	bx	lr
 800b722:	bf00      	nop
 800b724:	7ff80000 	.word	0x7ff80000

0800b728 <__assert_func>:
 800b728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b72a:	4614      	mov	r4, r2
 800b72c:	461a      	mov	r2, r3
 800b72e:	4b09      	ldr	r3, [pc, #36]	@ (800b754 <__assert_func+0x2c>)
 800b730:	4605      	mov	r5, r0
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68d8      	ldr	r0, [r3, #12]
 800b736:	b14c      	cbz	r4, 800b74c <__assert_func+0x24>
 800b738:	4b07      	ldr	r3, [pc, #28]	@ (800b758 <__assert_func+0x30>)
 800b73a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b73e:	9100      	str	r1, [sp, #0]
 800b740:	462b      	mov	r3, r5
 800b742:	4906      	ldr	r1, [pc, #24]	@ (800b75c <__assert_func+0x34>)
 800b744:	f000 fba8 	bl	800be98 <fiprintf>
 800b748:	f000 fbb8 	bl	800bebc <abort>
 800b74c:	4b04      	ldr	r3, [pc, #16]	@ (800b760 <__assert_func+0x38>)
 800b74e:	461c      	mov	r4, r3
 800b750:	e7f3      	b.n	800b73a <__assert_func+0x12>
 800b752:	bf00      	nop
 800b754:	20000018 	.word	0x20000018
 800b758:	0800c814 	.word	0x0800c814
 800b75c:	0800c821 	.word	0x0800c821
 800b760:	0800c84f 	.word	0x0800c84f

0800b764 <_calloc_r>:
 800b764:	b570      	push	{r4, r5, r6, lr}
 800b766:	fba1 5402 	umull	r5, r4, r1, r2
 800b76a:	b934      	cbnz	r4, 800b77a <_calloc_r+0x16>
 800b76c:	4629      	mov	r1, r5
 800b76e:	f7fe f9f1 	bl	8009b54 <_malloc_r>
 800b772:	4606      	mov	r6, r0
 800b774:	b928      	cbnz	r0, 800b782 <_calloc_r+0x1e>
 800b776:	4630      	mov	r0, r6
 800b778:	bd70      	pop	{r4, r5, r6, pc}
 800b77a:	220c      	movs	r2, #12
 800b77c:	2600      	movs	r6, #0
 800b77e:	6002      	str	r2, [r0, #0]
 800b780:	e7f9      	b.n	800b776 <_calloc_r+0x12>
 800b782:	462a      	mov	r2, r5
 800b784:	4621      	mov	r1, r4
 800b786:	f7fd fa74 	bl	8008c72 <memset>
 800b78a:	e7f4      	b.n	800b776 <_calloc_r+0x12>

0800b78c <rshift>:
 800b78c:	6903      	ldr	r3, [r0, #16]
 800b78e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b792:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b796:	f100 0414 	add.w	r4, r0, #20
 800b79a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b79e:	dd46      	ble.n	800b82e <rshift+0xa2>
 800b7a0:	f011 011f 	ands.w	r1, r1, #31
 800b7a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b7a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b7ac:	d10c      	bne.n	800b7c8 <rshift+0x3c>
 800b7ae:	4629      	mov	r1, r5
 800b7b0:	f100 0710 	add.w	r7, r0, #16
 800b7b4:	42b1      	cmp	r1, r6
 800b7b6:	d335      	bcc.n	800b824 <rshift+0x98>
 800b7b8:	1a9b      	subs	r3, r3, r2
 800b7ba:	009b      	lsls	r3, r3, #2
 800b7bc:	1eea      	subs	r2, r5, #3
 800b7be:	4296      	cmp	r6, r2
 800b7c0:	bf38      	it	cc
 800b7c2:	2300      	movcc	r3, #0
 800b7c4:	4423      	add	r3, r4
 800b7c6:	e015      	b.n	800b7f4 <rshift+0x68>
 800b7c8:	46a1      	mov	r9, r4
 800b7ca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b7ce:	f1c1 0820 	rsb	r8, r1, #32
 800b7d2:	40cf      	lsrs	r7, r1
 800b7d4:	f105 0e04 	add.w	lr, r5, #4
 800b7d8:	4576      	cmp	r6, lr
 800b7da:	46f4      	mov	ip, lr
 800b7dc:	d816      	bhi.n	800b80c <rshift+0x80>
 800b7de:	1a9a      	subs	r2, r3, r2
 800b7e0:	0092      	lsls	r2, r2, #2
 800b7e2:	3a04      	subs	r2, #4
 800b7e4:	3501      	adds	r5, #1
 800b7e6:	42ae      	cmp	r6, r5
 800b7e8:	bf38      	it	cc
 800b7ea:	2200      	movcc	r2, #0
 800b7ec:	18a3      	adds	r3, r4, r2
 800b7ee:	50a7      	str	r7, [r4, r2]
 800b7f0:	b107      	cbz	r7, 800b7f4 <rshift+0x68>
 800b7f2:	3304      	adds	r3, #4
 800b7f4:	42a3      	cmp	r3, r4
 800b7f6:	eba3 0204 	sub.w	r2, r3, r4
 800b7fa:	bf08      	it	eq
 800b7fc:	2300      	moveq	r3, #0
 800b7fe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b802:	6102      	str	r2, [r0, #16]
 800b804:	bf08      	it	eq
 800b806:	6143      	streq	r3, [r0, #20]
 800b808:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b80c:	f8dc c000 	ldr.w	ip, [ip]
 800b810:	fa0c fc08 	lsl.w	ip, ip, r8
 800b814:	ea4c 0707 	orr.w	r7, ip, r7
 800b818:	f849 7b04 	str.w	r7, [r9], #4
 800b81c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b820:	40cf      	lsrs	r7, r1
 800b822:	e7d9      	b.n	800b7d8 <rshift+0x4c>
 800b824:	f851 cb04 	ldr.w	ip, [r1], #4
 800b828:	f847 cf04 	str.w	ip, [r7, #4]!
 800b82c:	e7c2      	b.n	800b7b4 <rshift+0x28>
 800b82e:	4623      	mov	r3, r4
 800b830:	e7e0      	b.n	800b7f4 <rshift+0x68>

0800b832 <__hexdig_fun>:
 800b832:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b836:	2b09      	cmp	r3, #9
 800b838:	d802      	bhi.n	800b840 <__hexdig_fun+0xe>
 800b83a:	3820      	subs	r0, #32
 800b83c:	b2c0      	uxtb	r0, r0
 800b83e:	4770      	bx	lr
 800b840:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b844:	2b05      	cmp	r3, #5
 800b846:	d801      	bhi.n	800b84c <__hexdig_fun+0x1a>
 800b848:	3847      	subs	r0, #71	@ 0x47
 800b84a:	e7f7      	b.n	800b83c <__hexdig_fun+0xa>
 800b84c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b850:	2b05      	cmp	r3, #5
 800b852:	d801      	bhi.n	800b858 <__hexdig_fun+0x26>
 800b854:	3827      	subs	r0, #39	@ 0x27
 800b856:	e7f1      	b.n	800b83c <__hexdig_fun+0xa>
 800b858:	2000      	movs	r0, #0
 800b85a:	4770      	bx	lr

0800b85c <__gethex>:
 800b85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b860:	468a      	mov	sl, r1
 800b862:	4690      	mov	r8, r2
 800b864:	b085      	sub	sp, #20
 800b866:	9302      	str	r3, [sp, #8]
 800b868:	680b      	ldr	r3, [r1, #0]
 800b86a:	9001      	str	r0, [sp, #4]
 800b86c:	1c9c      	adds	r4, r3, #2
 800b86e:	46a1      	mov	r9, r4
 800b870:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b874:	2830      	cmp	r0, #48	@ 0x30
 800b876:	d0fa      	beq.n	800b86e <__gethex+0x12>
 800b878:	eba9 0303 	sub.w	r3, r9, r3
 800b87c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b880:	f7ff ffd7 	bl	800b832 <__hexdig_fun>
 800b884:	4605      	mov	r5, r0
 800b886:	2800      	cmp	r0, #0
 800b888:	d168      	bne.n	800b95c <__gethex+0x100>
 800b88a:	2201      	movs	r2, #1
 800b88c:	4648      	mov	r0, r9
 800b88e:	499f      	ldr	r1, [pc, #636]	@ (800bb0c <__gethex+0x2b0>)
 800b890:	f7ff ff22 	bl	800b6d8 <strncmp>
 800b894:	4607      	mov	r7, r0
 800b896:	2800      	cmp	r0, #0
 800b898:	d167      	bne.n	800b96a <__gethex+0x10e>
 800b89a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b89e:	4626      	mov	r6, r4
 800b8a0:	f7ff ffc7 	bl	800b832 <__hexdig_fun>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	d062      	beq.n	800b96e <__gethex+0x112>
 800b8a8:	4623      	mov	r3, r4
 800b8aa:	7818      	ldrb	r0, [r3, #0]
 800b8ac:	4699      	mov	r9, r3
 800b8ae:	2830      	cmp	r0, #48	@ 0x30
 800b8b0:	f103 0301 	add.w	r3, r3, #1
 800b8b4:	d0f9      	beq.n	800b8aa <__gethex+0x4e>
 800b8b6:	f7ff ffbc 	bl	800b832 <__hexdig_fun>
 800b8ba:	fab0 f580 	clz	r5, r0
 800b8be:	f04f 0b01 	mov.w	fp, #1
 800b8c2:	096d      	lsrs	r5, r5, #5
 800b8c4:	464a      	mov	r2, r9
 800b8c6:	4616      	mov	r6, r2
 800b8c8:	7830      	ldrb	r0, [r6, #0]
 800b8ca:	3201      	adds	r2, #1
 800b8cc:	f7ff ffb1 	bl	800b832 <__hexdig_fun>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	d1f8      	bne.n	800b8c6 <__gethex+0x6a>
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	498c      	ldr	r1, [pc, #560]	@ (800bb0c <__gethex+0x2b0>)
 800b8da:	f7ff fefd 	bl	800b6d8 <strncmp>
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	d13f      	bne.n	800b962 <__gethex+0x106>
 800b8e2:	b944      	cbnz	r4, 800b8f6 <__gethex+0x9a>
 800b8e4:	1c74      	adds	r4, r6, #1
 800b8e6:	4622      	mov	r2, r4
 800b8e8:	4616      	mov	r6, r2
 800b8ea:	7830      	ldrb	r0, [r6, #0]
 800b8ec:	3201      	adds	r2, #1
 800b8ee:	f7ff ffa0 	bl	800b832 <__hexdig_fun>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d1f8      	bne.n	800b8e8 <__gethex+0x8c>
 800b8f6:	1ba4      	subs	r4, r4, r6
 800b8f8:	00a7      	lsls	r7, r4, #2
 800b8fa:	7833      	ldrb	r3, [r6, #0]
 800b8fc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b900:	2b50      	cmp	r3, #80	@ 0x50
 800b902:	d13e      	bne.n	800b982 <__gethex+0x126>
 800b904:	7873      	ldrb	r3, [r6, #1]
 800b906:	2b2b      	cmp	r3, #43	@ 0x2b
 800b908:	d033      	beq.n	800b972 <__gethex+0x116>
 800b90a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b90c:	d034      	beq.n	800b978 <__gethex+0x11c>
 800b90e:	2400      	movs	r4, #0
 800b910:	1c71      	adds	r1, r6, #1
 800b912:	7808      	ldrb	r0, [r1, #0]
 800b914:	f7ff ff8d 	bl	800b832 <__hexdig_fun>
 800b918:	1e43      	subs	r3, r0, #1
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	2b18      	cmp	r3, #24
 800b91e:	d830      	bhi.n	800b982 <__gethex+0x126>
 800b920:	f1a0 0210 	sub.w	r2, r0, #16
 800b924:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b928:	f7ff ff83 	bl	800b832 <__hexdig_fun>
 800b92c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b930:	fa5f fc8c 	uxtb.w	ip, ip
 800b934:	f1bc 0f18 	cmp.w	ip, #24
 800b938:	f04f 030a 	mov.w	r3, #10
 800b93c:	d91e      	bls.n	800b97c <__gethex+0x120>
 800b93e:	b104      	cbz	r4, 800b942 <__gethex+0xe6>
 800b940:	4252      	negs	r2, r2
 800b942:	4417      	add	r7, r2
 800b944:	f8ca 1000 	str.w	r1, [sl]
 800b948:	b1ed      	cbz	r5, 800b986 <__gethex+0x12a>
 800b94a:	f1bb 0f00 	cmp.w	fp, #0
 800b94e:	bf0c      	ite	eq
 800b950:	2506      	moveq	r5, #6
 800b952:	2500      	movne	r5, #0
 800b954:	4628      	mov	r0, r5
 800b956:	b005      	add	sp, #20
 800b958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b95c:	2500      	movs	r5, #0
 800b95e:	462c      	mov	r4, r5
 800b960:	e7b0      	b.n	800b8c4 <__gethex+0x68>
 800b962:	2c00      	cmp	r4, #0
 800b964:	d1c7      	bne.n	800b8f6 <__gethex+0x9a>
 800b966:	4627      	mov	r7, r4
 800b968:	e7c7      	b.n	800b8fa <__gethex+0x9e>
 800b96a:	464e      	mov	r6, r9
 800b96c:	462f      	mov	r7, r5
 800b96e:	2501      	movs	r5, #1
 800b970:	e7c3      	b.n	800b8fa <__gethex+0x9e>
 800b972:	2400      	movs	r4, #0
 800b974:	1cb1      	adds	r1, r6, #2
 800b976:	e7cc      	b.n	800b912 <__gethex+0xb6>
 800b978:	2401      	movs	r4, #1
 800b97a:	e7fb      	b.n	800b974 <__gethex+0x118>
 800b97c:	fb03 0002 	mla	r0, r3, r2, r0
 800b980:	e7ce      	b.n	800b920 <__gethex+0xc4>
 800b982:	4631      	mov	r1, r6
 800b984:	e7de      	b.n	800b944 <__gethex+0xe8>
 800b986:	4629      	mov	r1, r5
 800b988:	eba6 0309 	sub.w	r3, r6, r9
 800b98c:	3b01      	subs	r3, #1
 800b98e:	2b07      	cmp	r3, #7
 800b990:	dc0a      	bgt.n	800b9a8 <__gethex+0x14c>
 800b992:	9801      	ldr	r0, [sp, #4]
 800b994:	f7fe f96a 	bl	8009c6c <_Balloc>
 800b998:	4604      	mov	r4, r0
 800b99a:	b940      	cbnz	r0, 800b9ae <__gethex+0x152>
 800b99c:	4602      	mov	r2, r0
 800b99e:	21e4      	movs	r1, #228	@ 0xe4
 800b9a0:	4b5b      	ldr	r3, [pc, #364]	@ (800bb10 <__gethex+0x2b4>)
 800b9a2:	485c      	ldr	r0, [pc, #368]	@ (800bb14 <__gethex+0x2b8>)
 800b9a4:	f7ff fec0 	bl	800b728 <__assert_func>
 800b9a8:	3101      	adds	r1, #1
 800b9aa:	105b      	asrs	r3, r3, #1
 800b9ac:	e7ef      	b.n	800b98e <__gethex+0x132>
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	f100 0a14 	add.w	sl, r0, #20
 800b9b4:	4655      	mov	r5, sl
 800b9b6:	469b      	mov	fp, r3
 800b9b8:	45b1      	cmp	r9, r6
 800b9ba:	d337      	bcc.n	800ba2c <__gethex+0x1d0>
 800b9bc:	f845 bb04 	str.w	fp, [r5], #4
 800b9c0:	eba5 050a 	sub.w	r5, r5, sl
 800b9c4:	10ad      	asrs	r5, r5, #2
 800b9c6:	6125      	str	r5, [r4, #16]
 800b9c8:	4658      	mov	r0, fp
 800b9ca:	f7fe fa41 	bl	8009e50 <__hi0bits>
 800b9ce:	016d      	lsls	r5, r5, #5
 800b9d0:	f8d8 6000 	ldr.w	r6, [r8]
 800b9d4:	1a2d      	subs	r5, r5, r0
 800b9d6:	42b5      	cmp	r5, r6
 800b9d8:	dd54      	ble.n	800ba84 <__gethex+0x228>
 800b9da:	1bad      	subs	r5, r5, r6
 800b9dc:	4629      	mov	r1, r5
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f7fe fdc3 	bl	800a56a <__any_on>
 800b9e4:	4681      	mov	r9, r0
 800b9e6:	b178      	cbz	r0, 800ba08 <__gethex+0x1ac>
 800b9e8:	f04f 0901 	mov.w	r9, #1
 800b9ec:	1e6b      	subs	r3, r5, #1
 800b9ee:	1159      	asrs	r1, r3, #5
 800b9f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b9f4:	f003 021f 	and.w	r2, r3, #31
 800b9f8:	fa09 f202 	lsl.w	r2, r9, r2
 800b9fc:	420a      	tst	r2, r1
 800b9fe:	d003      	beq.n	800ba08 <__gethex+0x1ac>
 800ba00:	454b      	cmp	r3, r9
 800ba02:	dc36      	bgt.n	800ba72 <__gethex+0x216>
 800ba04:	f04f 0902 	mov.w	r9, #2
 800ba08:	4629      	mov	r1, r5
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f7ff febe 	bl	800b78c <rshift>
 800ba10:	442f      	add	r7, r5
 800ba12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba16:	42bb      	cmp	r3, r7
 800ba18:	da42      	bge.n	800baa0 <__gethex+0x244>
 800ba1a:	4621      	mov	r1, r4
 800ba1c:	9801      	ldr	r0, [sp, #4]
 800ba1e:	f7fe f965 	bl	8009cec <_Bfree>
 800ba22:	2300      	movs	r3, #0
 800ba24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba26:	25a3      	movs	r5, #163	@ 0xa3
 800ba28:	6013      	str	r3, [r2, #0]
 800ba2a:	e793      	b.n	800b954 <__gethex+0xf8>
 800ba2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ba30:	2a2e      	cmp	r2, #46	@ 0x2e
 800ba32:	d012      	beq.n	800ba5a <__gethex+0x1fe>
 800ba34:	2b20      	cmp	r3, #32
 800ba36:	d104      	bne.n	800ba42 <__gethex+0x1e6>
 800ba38:	f845 bb04 	str.w	fp, [r5], #4
 800ba3c:	f04f 0b00 	mov.w	fp, #0
 800ba40:	465b      	mov	r3, fp
 800ba42:	7830      	ldrb	r0, [r6, #0]
 800ba44:	9303      	str	r3, [sp, #12]
 800ba46:	f7ff fef4 	bl	800b832 <__hexdig_fun>
 800ba4a:	9b03      	ldr	r3, [sp, #12]
 800ba4c:	f000 000f 	and.w	r0, r0, #15
 800ba50:	4098      	lsls	r0, r3
 800ba52:	ea4b 0b00 	orr.w	fp, fp, r0
 800ba56:	3304      	adds	r3, #4
 800ba58:	e7ae      	b.n	800b9b8 <__gethex+0x15c>
 800ba5a:	45b1      	cmp	r9, r6
 800ba5c:	d8ea      	bhi.n	800ba34 <__gethex+0x1d8>
 800ba5e:	2201      	movs	r2, #1
 800ba60:	4630      	mov	r0, r6
 800ba62:	492a      	ldr	r1, [pc, #168]	@ (800bb0c <__gethex+0x2b0>)
 800ba64:	9303      	str	r3, [sp, #12]
 800ba66:	f7ff fe37 	bl	800b6d8 <strncmp>
 800ba6a:	9b03      	ldr	r3, [sp, #12]
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	d1e1      	bne.n	800ba34 <__gethex+0x1d8>
 800ba70:	e7a2      	b.n	800b9b8 <__gethex+0x15c>
 800ba72:	4620      	mov	r0, r4
 800ba74:	1ea9      	subs	r1, r5, #2
 800ba76:	f7fe fd78 	bl	800a56a <__any_on>
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	d0c2      	beq.n	800ba04 <__gethex+0x1a8>
 800ba7e:	f04f 0903 	mov.w	r9, #3
 800ba82:	e7c1      	b.n	800ba08 <__gethex+0x1ac>
 800ba84:	da09      	bge.n	800ba9a <__gethex+0x23e>
 800ba86:	1b75      	subs	r5, r6, r5
 800ba88:	4621      	mov	r1, r4
 800ba8a:	462a      	mov	r2, r5
 800ba8c:	9801      	ldr	r0, [sp, #4]
 800ba8e:	f7fe fb3d 	bl	800a10c <__lshift>
 800ba92:	4604      	mov	r4, r0
 800ba94:	1b7f      	subs	r7, r7, r5
 800ba96:	f100 0a14 	add.w	sl, r0, #20
 800ba9a:	f04f 0900 	mov.w	r9, #0
 800ba9e:	e7b8      	b.n	800ba12 <__gethex+0x1b6>
 800baa0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800baa4:	42bd      	cmp	r5, r7
 800baa6:	dd6f      	ble.n	800bb88 <__gethex+0x32c>
 800baa8:	1bed      	subs	r5, r5, r7
 800baaa:	42ae      	cmp	r6, r5
 800baac:	dc34      	bgt.n	800bb18 <__gethex+0x2bc>
 800baae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bab2:	2b02      	cmp	r3, #2
 800bab4:	d022      	beq.n	800bafc <__gethex+0x2a0>
 800bab6:	2b03      	cmp	r3, #3
 800bab8:	d024      	beq.n	800bb04 <__gethex+0x2a8>
 800baba:	2b01      	cmp	r3, #1
 800babc:	d115      	bne.n	800baea <__gethex+0x28e>
 800babe:	42ae      	cmp	r6, r5
 800bac0:	d113      	bne.n	800baea <__gethex+0x28e>
 800bac2:	2e01      	cmp	r6, #1
 800bac4:	d10b      	bne.n	800bade <__gethex+0x282>
 800bac6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800baca:	9a02      	ldr	r2, [sp, #8]
 800bacc:	2562      	movs	r5, #98	@ 0x62
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	2301      	movs	r3, #1
 800bad2:	6123      	str	r3, [r4, #16]
 800bad4:	f8ca 3000 	str.w	r3, [sl]
 800bad8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bada:	601c      	str	r4, [r3, #0]
 800badc:	e73a      	b.n	800b954 <__gethex+0xf8>
 800bade:	4620      	mov	r0, r4
 800bae0:	1e71      	subs	r1, r6, #1
 800bae2:	f7fe fd42 	bl	800a56a <__any_on>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d1ed      	bne.n	800bac6 <__gethex+0x26a>
 800baea:	4621      	mov	r1, r4
 800baec:	9801      	ldr	r0, [sp, #4]
 800baee:	f7fe f8fd 	bl	8009cec <_Bfree>
 800baf2:	2300      	movs	r3, #0
 800baf4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baf6:	2550      	movs	r5, #80	@ 0x50
 800baf8:	6013      	str	r3, [r2, #0]
 800bafa:	e72b      	b.n	800b954 <__gethex+0xf8>
 800bafc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d1f3      	bne.n	800baea <__gethex+0x28e>
 800bb02:	e7e0      	b.n	800bac6 <__gethex+0x26a>
 800bb04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d1dd      	bne.n	800bac6 <__gethex+0x26a>
 800bb0a:	e7ee      	b.n	800baea <__gethex+0x28e>
 800bb0c:	0800c7f9 	.word	0x0800c7f9
 800bb10:	0800c78f 	.word	0x0800c78f
 800bb14:	0800c850 	.word	0x0800c850
 800bb18:	1e6f      	subs	r7, r5, #1
 800bb1a:	f1b9 0f00 	cmp.w	r9, #0
 800bb1e:	d130      	bne.n	800bb82 <__gethex+0x326>
 800bb20:	b127      	cbz	r7, 800bb2c <__gethex+0x2d0>
 800bb22:	4639      	mov	r1, r7
 800bb24:	4620      	mov	r0, r4
 800bb26:	f7fe fd20 	bl	800a56a <__any_on>
 800bb2a:	4681      	mov	r9, r0
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	4629      	mov	r1, r5
 800bb30:	1b76      	subs	r6, r6, r5
 800bb32:	2502      	movs	r5, #2
 800bb34:	117a      	asrs	r2, r7, #5
 800bb36:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bb3a:	f007 071f 	and.w	r7, r7, #31
 800bb3e:	40bb      	lsls	r3, r7
 800bb40:	4213      	tst	r3, r2
 800bb42:	4620      	mov	r0, r4
 800bb44:	bf18      	it	ne
 800bb46:	f049 0902 	orrne.w	r9, r9, #2
 800bb4a:	f7ff fe1f 	bl	800b78c <rshift>
 800bb4e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bb52:	f1b9 0f00 	cmp.w	r9, #0
 800bb56:	d047      	beq.n	800bbe8 <__gethex+0x38c>
 800bb58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb5c:	2b02      	cmp	r3, #2
 800bb5e:	d015      	beq.n	800bb8c <__gethex+0x330>
 800bb60:	2b03      	cmp	r3, #3
 800bb62:	d017      	beq.n	800bb94 <__gethex+0x338>
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d109      	bne.n	800bb7c <__gethex+0x320>
 800bb68:	f019 0f02 	tst.w	r9, #2
 800bb6c:	d006      	beq.n	800bb7c <__gethex+0x320>
 800bb6e:	f8da 3000 	ldr.w	r3, [sl]
 800bb72:	ea49 0903 	orr.w	r9, r9, r3
 800bb76:	f019 0f01 	tst.w	r9, #1
 800bb7a:	d10e      	bne.n	800bb9a <__gethex+0x33e>
 800bb7c:	f045 0510 	orr.w	r5, r5, #16
 800bb80:	e032      	b.n	800bbe8 <__gethex+0x38c>
 800bb82:	f04f 0901 	mov.w	r9, #1
 800bb86:	e7d1      	b.n	800bb2c <__gethex+0x2d0>
 800bb88:	2501      	movs	r5, #1
 800bb8a:	e7e2      	b.n	800bb52 <__gethex+0x2f6>
 800bb8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb8e:	f1c3 0301 	rsb	r3, r3, #1
 800bb92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d0f0      	beq.n	800bb7c <__gethex+0x320>
 800bb9a:	f04f 0c00 	mov.w	ip, #0
 800bb9e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bba2:	f104 0314 	add.w	r3, r4, #20
 800bba6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bbaa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bbb8:	d01b      	beq.n	800bbf2 <__gethex+0x396>
 800bbba:	3201      	adds	r2, #1
 800bbbc:	6002      	str	r2, [r0, #0]
 800bbbe:	2d02      	cmp	r5, #2
 800bbc0:	f104 0314 	add.w	r3, r4, #20
 800bbc4:	d13c      	bne.n	800bc40 <__gethex+0x3e4>
 800bbc6:	f8d8 2000 	ldr.w	r2, [r8]
 800bbca:	3a01      	subs	r2, #1
 800bbcc:	42b2      	cmp	r2, r6
 800bbce:	d109      	bne.n	800bbe4 <__gethex+0x388>
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	1171      	asrs	r1, r6, #5
 800bbd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bbd8:	f006 061f 	and.w	r6, r6, #31
 800bbdc:	fa02 f606 	lsl.w	r6, r2, r6
 800bbe0:	421e      	tst	r6, r3
 800bbe2:	d13a      	bne.n	800bc5a <__gethex+0x3fe>
 800bbe4:	f045 0520 	orr.w	r5, r5, #32
 800bbe8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbea:	601c      	str	r4, [r3, #0]
 800bbec:	9b02      	ldr	r3, [sp, #8]
 800bbee:	601f      	str	r7, [r3, #0]
 800bbf0:	e6b0      	b.n	800b954 <__gethex+0xf8>
 800bbf2:	4299      	cmp	r1, r3
 800bbf4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bbf8:	d8d9      	bhi.n	800bbae <__gethex+0x352>
 800bbfa:	68a3      	ldr	r3, [r4, #8]
 800bbfc:	459b      	cmp	fp, r3
 800bbfe:	db17      	blt.n	800bc30 <__gethex+0x3d4>
 800bc00:	6861      	ldr	r1, [r4, #4]
 800bc02:	9801      	ldr	r0, [sp, #4]
 800bc04:	3101      	adds	r1, #1
 800bc06:	f7fe f831 	bl	8009c6c <_Balloc>
 800bc0a:	4681      	mov	r9, r0
 800bc0c:	b918      	cbnz	r0, 800bc16 <__gethex+0x3ba>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	2184      	movs	r1, #132	@ 0x84
 800bc12:	4b19      	ldr	r3, [pc, #100]	@ (800bc78 <__gethex+0x41c>)
 800bc14:	e6c5      	b.n	800b9a2 <__gethex+0x146>
 800bc16:	6922      	ldr	r2, [r4, #16]
 800bc18:	f104 010c 	add.w	r1, r4, #12
 800bc1c:	3202      	adds	r2, #2
 800bc1e:	0092      	lsls	r2, r2, #2
 800bc20:	300c      	adds	r0, #12
 800bc22:	f7fd f8b4 	bl	8008d8e <memcpy>
 800bc26:	4621      	mov	r1, r4
 800bc28:	9801      	ldr	r0, [sp, #4]
 800bc2a:	f7fe f85f 	bl	8009cec <_Bfree>
 800bc2e:	464c      	mov	r4, r9
 800bc30:	6923      	ldr	r3, [r4, #16]
 800bc32:	1c5a      	adds	r2, r3, #1
 800bc34:	6122      	str	r2, [r4, #16]
 800bc36:	2201      	movs	r2, #1
 800bc38:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc3c:	615a      	str	r2, [r3, #20]
 800bc3e:	e7be      	b.n	800bbbe <__gethex+0x362>
 800bc40:	6922      	ldr	r2, [r4, #16]
 800bc42:	455a      	cmp	r2, fp
 800bc44:	dd0b      	ble.n	800bc5e <__gethex+0x402>
 800bc46:	2101      	movs	r1, #1
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f7ff fd9f 	bl	800b78c <rshift>
 800bc4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc52:	3701      	adds	r7, #1
 800bc54:	42bb      	cmp	r3, r7
 800bc56:	f6ff aee0 	blt.w	800ba1a <__gethex+0x1be>
 800bc5a:	2501      	movs	r5, #1
 800bc5c:	e7c2      	b.n	800bbe4 <__gethex+0x388>
 800bc5e:	f016 061f 	ands.w	r6, r6, #31
 800bc62:	d0fa      	beq.n	800bc5a <__gethex+0x3fe>
 800bc64:	4453      	add	r3, sl
 800bc66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bc6a:	f7fe f8f1 	bl	8009e50 <__hi0bits>
 800bc6e:	f1c6 0620 	rsb	r6, r6, #32
 800bc72:	42b0      	cmp	r0, r6
 800bc74:	dbe7      	blt.n	800bc46 <__gethex+0x3ea>
 800bc76:	e7f0      	b.n	800bc5a <__gethex+0x3fe>
 800bc78:	0800c78f 	.word	0x0800c78f

0800bc7c <L_shift>:
 800bc7c:	f1c2 0208 	rsb	r2, r2, #8
 800bc80:	0092      	lsls	r2, r2, #2
 800bc82:	b570      	push	{r4, r5, r6, lr}
 800bc84:	f1c2 0620 	rsb	r6, r2, #32
 800bc88:	6843      	ldr	r3, [r0, #4]
 800bc8a:	6804      	ldr	r4, [r0, #0]
 800bc8c:	fa03 f506 	lsl.w	r5, r3, r6
 800bc90:	432c      	orrs	r4, r5
 800bc92:	40d3      	lsrs	r3, r2
 800bc94:	6004      	str	r4, [r0, #0]
 800bc96:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc9a:	4288      	cmp	r0, r1
 800bc9c:	d3f4      	bcc.n	800bc88 <L_shift+0xc>
 800bc9e:	bd70      	pop	{r4, r5, r6, pc}

0800bca0 <__match>:
 800bca0:	b530      	push	{r4, r5, lr}
 800bca2:	6803      	ldr	r3, [r0, #0]
 800bca4:	3301      	adds	r3, #1
 800bca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcaa:	b914      	cbnz	r4, 800bcb2 <__match+0x12>
 800bcac:	6003      	str	r3, [r0, #0]
 800bcae:	2001      	movs	r0, #1
 800bcb0:	bd30      	pop	{r4, r5, pc}
 800bcb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bcba:	2d19      	cmp	r5, #25
 800bcbc:	bf98      	it	ls
 800bcbe:	3220      	addls	r2, #32
 800bcc0:	42a2      	cmp	r2, r4
 800bcc2:	d0f0      	beq.n	800bca6 <__match+0x6>
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	e7f3      	b.n	800bcb0 <__match+0x10>

0800bcc8 <__hexnan>:
 800bcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bccc:	2500      	movs	r5, #0
 800bcce:	680b      	ldr	r3, [r1, #0]
 800bcd0:	4682      	mov	sl, r0
 800bcd2:	115e      	asrs	r6, r3, #5
 800bcd4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bcd8:	f013 031f 	ands.w	r3, r3, #31
 800bcdc:	bf18      	it	ne
 800bcde:	3604      	addne	r6, #4
 800bce0:	1f37      	subs	r7, r6, #4
 800bce2:	4690      	mov	r8, r2
 800bce4:	46b9      	mov	r9, r7
 800bce6:	463c      	mov	r4, r7
 800bce8:	46ab      	mov	fp, r5
 800bcea:	b087      	sub	sp, #28
 800bcec:	6801      	ldr	r1, [r0, #0]
 800bcee:	9301      	str	r3, [sp, #4]
 800bcf0:	f846 5c04 	str.w	r5, [r6, #-4]
 800bcf4:	9502      	str	r5, [sp, #8]
 800bcf6:	784a      	ldrb	r2, [r1, #1]
 800bcf8:	1c4b      	adds	r3, r1, #1
 800bcfa:	9303      	str	r3, [sp, #12]
 800bcfc:	b342      	cbz	r2, 800bd50 <__hexnan+0x88>
 800bcfe:	4610      	mov	r0, r2
 800bd00:	9105      	str	r1, [sp, #20]
 800bd02:	9204      	str	r2, [sp, #16]
 800bd04:	f7ff fd95 	bl	800b832 <__hexdig_fun>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	d151      	bne.n	800bdb0 <__hexnan+0xe8>
 800bd0c:	9a04      	ldr	r2, [sp, #16]
 800bd0e:	9905      	ldr	r1, [sp, #20]
 800bd10:	2a20      	cmp	r2, #32
 800bd12:	d818      	bhi.n	800bd46 <__hexnan+0x7e>
 800bd14:	9b02      	ldr	r3, [sp, #8]
 800bd16:	459b      	cmp	fp, r3
 800bd18:	dd13      	ble.n	800bd42 <__hexnan+0x7a>
 800bd1a:	454c      	cmp	r4, r9
 800bd1c:	d206      	bcs.n	800bd2c <__hexnan+0x64>
 800bd1e:	2d07      	cmp	r5, #7
 800bd20:	dc04      	bgt.n	800bd2c <__hexnan+0x64>
 800bd22:	462a      	mov	r2, r5
 800bd24:	4649      	mov	r1, r9
 800bd26:	4620      	mov	r0, r4
 800bd28:	f7ff ffa8 	bl	800bc7c <L_shift>
 800bd2c:	4544      	cmp	r4, r8
 800bd2e:	d952      	bls.n	800bdd6 <__hexnan+0x10e>
 800bd30:	2300      	movs	r3, #0
 800bd32:	f1a4 0904 	sub.w	r9, r4, #4
 800bd36:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd3a:	461d      	mov	r5, r3
 800bd3c:	464c      	mov	r4, r9
 800bd3e:	f8cd b008 	str.w	fp, [sp, #8]
 800bd42:	9903      	ldr	r1, [sp, #12]
 800bd44:	e7d7      	b.n	800bcf6 <__hexnan+0x2e>
 800bd46:	2a29      	cmp	r2, #41	@ 0x29
 800bd48:	d157      	bne.n	800bdfa <__hexnan+0x132>
 800bd4a:	3102      	adds	r1, #2
 800bd4c:	f8ca 1000 	str.w	r1, [sl]
 800bd50:	f1bb 0f00 	cmp.w	fp, #0
 800bd54:	d051      	beq.n	800bdfa <__hexnan+0x132>
 800bd56:	454c      	cmp	r4, r9
 800bd58:	d206      	bcs.n	800bd68 <__hexnan+0xa0>
 800bd5a:	2d07      	cmp	r5, #7
 800bd5c:	dc04      	bgt.n	800bd68 <__hexnan+0xa0>
 800bd5e:	462a      	mov	r2, r5
 800bd60:	4649      	mov	r1, r9
 800bd62:	4620      	mov	r0, r4
 800bd64:	f7ff ff8a 	bl	800bc7c <L_shift>
 800bd68:	4544      	cmp	r4, r8
 800bd6a:	d936      	bls.n	800bdda <__hexnan+0x112>
 800bd6c:	4623      	mov	r3, r4
 800bd6e:	f1a8 0204 	sub.w	r2, r8, #4
 800bd72:	f853 1b04 	ldr.w	r1, [r3], #4
 800bd76:	429f      	cmp	r7, r3
 800bd78:	f842 1f04 	str.w	r1, [r2, #4]!
 800bd7c:	d2f9      	bcs.n	800bd72 <__hexnan+0xaa>
 800bd7e:	1b3b      	subs	r3, r7, r4
 800bd80:	f023 0303 	bic.w	r3, r3, #3
 800bd84:	3304      	adds	r3, #4
 800bd86:	3401      	adds	r4, #1
 800bd88:	3e03      	subs	r6, #3
 800bd8a:	42b4      	cmp	r4, r6
 800bd8c:	bf88      	it	hi
 800bd8e:	2304      	movhi	r3, #4
 800bd90:	2200      	movs	r2, #0
 800bd92:	4443      	add	r3, r8
 800bd94:	f843 2b04 	str.w	r2, [r3], #4
 800bd98:	429f      	cmp	r7, r3
 800bd9a:	d2fb      	bcs.n	800bd94 <__hexnan+0xcc>
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	b91b      	cbnz	r3, 800bda8 <__hexnan+0xe0>
 800bda0:	4547      	cmp	r7, r8
 800bda2:	d128      	bne.n	800bdf6 <__hexnan+0x12e>
 800bda4:	2301      	movs	r3, #1
 800bda6:	603b      	str	r3, [r7, #0]
 800bda8:	2005      	movs	r0, #5
 800bdaa:	b007      	add	sp, #28
 800bdac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb0:	3501      	adds	r5, #1
 800bdb2:	2d08      	cmp	r5, #8
 800bdb4:	f10b 0b01 	add.w	fp, fp, #1
 800bdb8:	dd06      	ble.n	800bdc8 <__hexnan+0x100>
 800bdba:	4544      	cmp	r4, r8
 800bdbc:	d9c1      	bls.n	800bd42 <__hexnan+0x7a>
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	2501      	movs	r5, #1
 800bdc2:	f844 3c04 	str.w	r3, [r4, #-4]
 800bdc6:	3c04      	subs	r4, #4
 800bdc8:	6822      	ldr	r2, [r4, #0]
 800bdca:	f000 000f 	and.w	r0, r0, #15
 800bdce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bdd2:	6020      	str	r0, [r4, #0]
 800bdd4:	e7b5      	b.n	800bd42 <__hexnan+0x7a>
 800bdd6:	2508      	movs	r5, #8
 800bdd8:	e7b3      	b.n	800bd42 <__hexnan+0x7a>
 800bdda:	9b01      	ldr	r3, [sp, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d0dd      	beq.n	800bd9c <__hexnan+0xd4>
 800bde0:	f04f 32ff 	mov.w	r2, #4294967295
 800bde4:	f1c3 0320 	rsb	r3, r3, #32
 800bde8:	40da      	lsrs	r2, r3
 800bdea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bdee:	4013      	ands	r3, r2
 800bdf0:	f846 3c04 	str.w	r3, [r6, #-4]
 800bdf4:	e7d2      	b.n	800bd9c <__hexnan+0xd4>
 800bdf6:	3f04      	subs	r7, #4
 800bdf8:	e7d0      	b.n	800bd9c <__hexnan+0xd4>
 800bdfa:	2004      	movs	r0, #4
 800bdfc:	e7d5      	b.n	800bdaa <__hexnan+0xe2>

0800bdfe <__ascii_mbtowc>:
 800bdfe:	b082      	sub	sp, #8
 800be00:	b901      	cbnz	r1, 800be04 <__ascii_mbtowc+0x6>
 800be02:	a901      	add	r1, sp, #4
 800be04:	b142      	cbz	r2, 800be18 <__ascii_mbtowc+0x1a>
 800be06:	b14b      	cbz	r3, 800be1c <__ascii_mbtowc+0x1e>
 800be08:	7813      	ldrb	r3, [r2, #0]
 800be0a:	600b      	str	r3, [r1, #0]
 800be0c:	7812      	ldrb	r2, [r2, #0]
 800be0e:	1e10      	subs	r0, r2, #0
 800be10:	bf18      	it	ne
 800be12:	2001      	movne	r0, #1
 800be14:	b002      	add	sp, #8
 800be16:	4770      	bx	lr
 800be18:	4610      	mov	r0, r2
 800be1a:	e7fb      	b.n	800be14 <__ascii_mbtowc+0x16>
 800be1c:	f06f 0001 	mvn.w	r0, #1
 800be20:	e7f8      	b.n	800be14 <__ascii_mbtowc+0x16>

0800be22 <_realloc_r>:
 800be22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be26:	4607      	mov	r7, r0
 800be28:	4614      	mov	r4, r2
 800be2a:	460d      	mov	r5, r1
 800be2c:	b921      	cbnz	r1, 800be38 <_realloc_r+0x16>
 800be2e:	4611      	mov	r1, r2
 800be30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be34:	f7fd be8e 	b.w	8009b54 <_malloc_r>
 800be38:	b92a      	cbnz	r2, 800be46 <_realloc_r+0x24>
 800be3a:	f7fd fe19 	bl	8009a70 <_free_r>
 800be3e:	4625      	mov	r5, r4
 800be40:	4628      	mov	r0, r5
 800be42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be46:	f000 f840 	bl	800beca <_malloc_usable_size_r>
 800be4a:	4284      	cmp	r4, r0
 800be4c:	4606      	mov	r6, r0
 800be4e:	d802      	bhi.n	800be56 <_realloc_r+0x34>
 800be50:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be54:	d8f4      	bhi.n	800be40 <_realloc_r+0x1e>
 800be56:	4621      	mov	r1, r4
 800be58:	4638      	mov	r0, r7
 800be5a:	f7fd fe7b 	bl	8009b54 <_malloc_r>
 800be5e:	4680      	mov	r8, r0
 800be60:	b908      	cbnz	r0, 800be66 <_realloc_r+0x44>
 800be62:	4645      	mov	r5, r8
 800be64:	e7ec      	b.n	800be40 <_realloc_r+0x1e>
 800be66:	42b4      	cmp	r4, r6
 800be68:	4622      	mov	r2, r4
 800be6a:	4629      	mov	r1, r5
 800be6c:	bf28      	it	cs
 800be6e:	4632      	movcs	r2, r6
 800be70:	f7fc ff8d 	bl	8008d8e <memcpy>
 800be74:	4629      	mov	r1, r5
 800be76:	4638      	mov	r0, r7
 800be78:	f7fd fdfa 	bl	8009a70 <_free_r>
 800be7c:	e7f1      	b.n	800be62 <_realloc_r+0x40>

0800be7e <__ascii_wctomb>:
 800be7e:	4603      	mov	r3, r0
 800be80:	4608      	mov	r0, r1
 800be82:	b141      	cbz	r1, 800be96 <__ascii_wctomb+0x18>
 800be84:	2aff      	cmp	r2, #255	@ 0xff
 800be86:	d904      	bls.n	800be92 <__ascii_wctomb+0x14>
 800be88:	228a      	movs	r2, #138	@ 0x8a
 800be8a:	f04f 30ff 	mov.w	r0, #4294967295
 800be8e:	601a      	str	r2, [r3, #0]
 800be90:	4770      	bx	lr
 800be92:	2001      	movs	r0, #1
 800be94:	700a      	strb	r2, [r1, #0]
 800be96:	4770      	bx	lr

0800be98 <fiprintf>:
 800be98:	b40e      	push	{r1, r2, r3}
 800be9a:	b503      	push	{r0, r1, lr}
 800be9c:	4601      	mov	r1, r0
 800be9e:	ab03      	add	r3, sp, #12
 800bea0:	4805      	ldr	r0, [pc, #20]	@ (800beb8 <fiprintf+0x20>)
 800bea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bea6:	6800      	ldr	r0, [r0, #0]
 800bea8:	9301      	str	r3, [sp, #4]
 800beaa:	f000 f83d 	bl	800bf28 <_vfiprintf_r>
 800beae:	b002      	add	sp, #8
 800beb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800beb4:	b003      	add	sp, #12
 800beb6:	4770      	bx	lr
 800beb8:	20000018 	.word	0x20000018

0800bebc <abort>:
 800bebc:	2006      	movs	r0, #6
 800bebe:	b508      	push	{r3, lr}
 800bec0:	f000 fa06 	bl	800c2d0 <raise>
 800bec4:	2001      	movs	r0, #1
 800bec6:	f7f6 fd7a 	bl	80029be <_exit>

0800beca <_malloc_usable_size_r>:
 800beca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bece:	1f18      	subs	r0, r3, #4
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	bfbc      	itt	lt
 800bed4:	580b      	ldrlt	r3, [r1, r0]
 800bed6:	18c0      	addlt	r0, r0, r3
 800bed8:	4770      	bx	lr

0800beda <__sfputc_r>:
 800beda:	6893      	ldr	r3, [r2, #8]
 800bedc:	b410      	push	{r4}
 800bede:	3b01      	subs	r3, #1
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	6093      	str	r3, [r2, #8]
 800bee4:	da07      	bge.n	800bef6 <__sfputc_r+0x1c>
 800bee6:	6994      	ldr	r4, [r2, #24]
 800bee8:	42a3      	cmp	r3, r4
 800beea:	db01      	blt.n	800bef0 <__sfputc_r+0x16>
 800beec:	290a      	cmp	r1, #10
 800beee:	d102      	bne.n	800bef6 <__sfputc_r+0x1c>
 800bef0:	bc10      	pop	{r4}
 800bef2:	f000 b931 	b.w	800c158 <__swbuf_r>
 800bef6:	6813      	ldr	r3, [r2, #0]
 800bef8:	1c58      	adds	r0, r3, #1
 800befa:	6010      	str	r0, [r2, #0]
 800befc:	7019      	strb	r1, [r3, #0]
 800befe:	4608      	mov	r0, r1
 800bf00:	bc10      	pop	{r4}
 800bf02:	4770      	bx	lr

0800bf04 <__sfputs_r>:
 800bf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf06:	4606      	mov	r6, r0
 800bf08:	460f      	mov	r7, r1
 800bf0a:	4614      	mov	r4, r2
 800bf0c:	18d5      	adds	r5, r2, r3
 800bf0e:	42ac      	cmp	r4, r5
 800bf10:	d101      	bne.n	800bf16 <__sfputs_r+0x12>
 800bf12:	2000      	movs	r0, #0
 800bf14:	e007      	b.n	800bf26 <__sfputs_r+0x22>
 800bf16:	463a      	mov	r2, r7
 800bf18:	4630      	mov	r0, r6
 800bf1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf1e:	f7ff ffdc 	bl	800beda <__sfputc_r>
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	d1f3      	bne.n	800bf0e <__sfputs_r+0xa>
 800bf26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bf28 <_vfiprintf_r>:
 800bf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2c:	460d      	mov	r5, r1
 800bf2e:	4614      	mov	r4, r2
 800bf30:	4698      	mov	r8, r3
 800bf32:	4606      	mov	r6, r0
 800bf34:	b09d      	sub	sp, #116	@ 0x74
 800bf36:	b118      	cbz	r0, 800bf40 <_vfiprintf_r+0x18>
 800bf38:	6a03      	ldr	r3, [r0, #32]
 800bf3a:	b90b      	cbnz	r3, 800bf40 <_vfiprintf_r+0x18>
 800bf3c:	f7fc fdfe 	bl	8008b3c <__sinit>
 800bf40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf42:	07d9      	lsls	r1, r3, #31
 800bf44:	d405      	bmi.n	800bf52 <_vfiprintf_r+0x2a>
 800bf46:	89ab      	ldrh	r3, [r5, #12]
 800bf48:	059a      	lsls	r2, r3, #22
 800bf4a:	d402      	bmi.n	800bf52 <_vfiprintf_r+0x2a>
 800bf4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf4e:	f7fc ff0e 	bl	8008d6e <__retarget_lock_acquire_recursive>
 800bf52:	89ab      	ldrh	r3, [r5, #12]
 800bf54:	071b      	lsls	r3, r3, #28
 800bf56:	d501      	bpl.n	800bf5c <_vfiprintf_r+0x34>
 800bf58:	692b      	ldr	r3, [r5, #16]
 800bf5a:	b99b      	cbnz	r3, 800bf84 <_vfiprintf_r+0x5c>
 800bf5c:	4629      	mov	r1, r5
 800bf5e:	4630      	mov	r0, r6
 800bf60:	f000 f938 	bl	800c1d4 <__swsetup_r>
 800bf64:	b170      	cbz	r0, 800bf84 <_vfiprintf_r+0x5c>
 800bf66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf68:	07dc      	lsls	r4, r3, #31
 800bf6a:	d504      	bpl.n	800bf76 <_vfiprintf_r+0x4e>
 800bf6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf70:	b01d      	add	sp, #116	@ 0x74
 800bf72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf76:	89ab      	ldrh	r3, [r5, #12]
 800bf78:	0598      	lsls	r0, r3, #22
 800bf7a:	d4f7      	bmi.n	800bf6c <_vfiprintf_r+0x44>
 800bf7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf7e:	f7fc fef7 	bl	8008d70 <__retarget_lock_release_recursive>
 800bf82:	e7f3      	b.n	800bf6c <_vfiprintf_r+0x44>
 800bf84:	2300      	movs	r3, #0
 800bf86:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf88:	2320      	movs	r3, #32
 800bf8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf8e:	2330      	movs	r3, #48	@ 0x30
 800bf90:	f04f 0901 	mov.w	r9, #1
 800bf94:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf98:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c144 <_vfiprintf_r+0x21c>
 800bf9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bfa0:	4623      	mov	r3, r4
 800bfa2:	469a      	mov	sl, r3
 800bfa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfa8:	b10a      	cbz	r2, 800bfae <_vfiprintf_r+0x86>
 800bfaa:	2a25      	cmp	r2, #37	@ 0x25
 800bfac:	d1f9      	bne.n	800bfa2 <_vfiprintf_r+0x7a>
 800bfae:	ebba 0b04 	subs.w	fp, sl, r4
 800bfb2:	d00b      	beq.n	800bfcc <_vfiprintf_r+0xa4>
 800bfb4:	465b      	mov	r3, fp
 800bfb6:	4622      	mov	r2, r4
 800bfb8:	4629      	mov	r1, r5
 800bfba:	4630      	mov	r0, r6
 800bfbc:	f7ff ffa2 	bl	800bf04 <__sfputs_r>
 800bfc0:	3001      	adds	r0, #1
 800bfc2:	f000 80a7 	beq.w	800c114 <_vfiprintf_r+0x1ec>
 800bfc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bfc8:	445a      	add	r2, fp
 800bfca:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfcc:	f89a 3000 	ldrb.w	r3, [sl]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	f000 809f 	beq.w	800c114 <_vfiprintf_r+0x1ec>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfe0:	f10a 0a01 	add.w	sl, sl, #1
 800bfe4:	9304      	str	r3, [sp, #16]
 800bfe6:	9307      	str	r3, [sp, #28]
 800bfe8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfec:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfee:	4654      	mov	r4, sl
 800bff0:	2205      	movs	r2, #5
 800bff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bff6:	4853      	ldr	r0, [pc, #332]	@ (800c144 <_vfiprintf_r+0x21c>)
 800bff8:	f7fc febb 	bl	8008d72 <memchr>
 800bffc:	9a04      	ldr	r2, [sp, #16]
 800bffe:	b9d8      	cbnz	r0, 800c038 <_vfiprintf_r+0x110>
 800c000:	06d1      	lsls	r1, r2, #27
 800c002:	bf44      	itt	mi
 800c004:	2320      	movmi	r3, #32
 800c006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c00a:	0713      	lsls	r3, r2, #28
 800c00c:	bf44      	itt	mi
 800c00e:	232b      	movmi	r3, #43	@ 0x2b
 800c010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c014:	f89a 3000 	ldrb.w	r3, [sl]
 800c018:	2b2a      	cmp	r3, #42	@ 0x2a
 800c01a:	d015      	beq.n	800c048 <_vfiprintf_r+0x120>
 800c01c:	4654      	mov	r4, sl
 800c01e:	2000      	movs	r0, #0
 800c020:	f04f 0c0a 	mov.w	ip, #10
 800c024:	9a07      	ldr	r2, [sp, #28]
 800c026:	4621      	mov	r1, r4
 800c028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c02c:	3b30      	subs	r3, #48	@ 0x30
 800c02e:	2b09      	cmp	r3, #9
 800c030:	d94b      	bls.n	800c0ca <_vfiprintf_r+0x1a2>
 800c032:	b1b0      	cbz	r0, 800c062 <_vfiprintf_r+0x13a>
 800c034:	9207      	str	r2, [sp, #28]
 800c036:	e014      	b.n	800c062 <_vfiprintf_r+0x13a>
 800c038:	eba0 0308 	sub.w	r3, r0, r8
 800c03c:	fa09 f303 	lsl.w	r3, r9, r3
 800c040:	4313      	orrs	r3, r2
 800c042:	46a2      	mov	sl, r4
 800c044:	9304      	str	r3, [sp, #16]
 800c046:	e7d2      	b.n	800bfee <_vfiprintf_r+0xc6>
 800c048:	9b03      	ldr	r3, [sp, #12]
 800c04a:	1d19      	adds	r1, r3, #4
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	9103      	str	r1, [sp, #12]
 800c050:	2b00      	cmp	r3, #0
 800c052:	bfbb      	ittet	lt
 800c054:	425b      	neglt	r3, r3
 800c056:	f042 0202 	orrlt.w	r2, r2, #2
 800c05a:	9307      	strge	r3, [sp, #28]
 800c05c:	9307      	strlt	r3, [sp, #28]
 800c05e:	bfb8      	it	lt
 800c060:	9204      	strlt	r2, [sp, #16]
 800c062:	7823      	ldrb	r3, [r4, #0]
 800c064:	2b2e      	cmp	r3, #46	@ 0x2e
 800c066:	d10a      	bne.n	800c07e <_vfiprintf_r+0x156>
 800c068:	7863      	ldrb	r3, [r4, #1]
 800c06a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c06c:	d132      	bne.n	800c0d4 <_vfiprintf_r+0x1ac>
 800c06e:	9b03      	ldr	r3, [sp, #12]
 800c070:	3402      	adds	r4, #2
 800c072:	1d1a      	adds	r2, r3, #4
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	9203      	str	r2, [sp, #12]
 800c078:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c07c:	9305      	str	r3, [sp, #20]
 800c07e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c148 <_vfiprintf_r+0x220>
 800c082:	2203      	movs	r2, #3
 800c084:	4650      	mov	r0, sl
 800c086:	7821      	ldrb	r1, [r4, #0]
 800c088:	f7fc fe73 	bl	8008d72 <memchr>
 800c08c:	b138      	cbz	r0, 800c09e <_vfiprintf_r+0x176>
 800c08e:	2240      	movs	r2, #64	@ 0x40
 800c090:	9b04      	ldr	r3, [sp, #16]
 800c092:	eba0 000a 	sub.w	r0, r0, sl
 800c096:	4082      	lsls	r2, r0
 800c098:	4313      	orrs	r3, r2
 800c09a:	3401      	adds	r4, #1
 800c09c:	9304      	str	r3, [sp, #16]
 800c09e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0a2:	2206      	movs	r2, #6
 800c0a4:	4829      	ldr	r0, [pc, #164]	@ (800c14c <_vfiprintf_r+0x224>)
 800c0a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c0aa:	f7fc fe62 	bl	8008d72 <memchr>
 800c0ae:	2800      	cmp	r0, #0
 800c0b0:	d03f      	beq.n	800c132 <_vfiprintf_r+0x20a>
 800c0b2:	4b27      	ldr	r3, [pc, #156]	@ (800c150 <_vfiprintf_r+0x228>)
 800c0b4:	bb1b      	cbnz	r3, 800c0fe <_vfiprintf_r+0x1d6>
 800c0b6:	9b03      	ldr	r3, [sp, #12]
 800c0b8:	3307      	adds	r3, #7
 800c0ba:	f023 0307 	bic.w	r3, r3, #7
 800c0be:	3308      	adds	r3, #8
 800c0c0:	9303      	str	r3, [sp, #12]
 800c0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0c4:	443b      	add	r3, r7
 800c0c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0c8:	e76a      	b.n	800bfa0 <_vfiprintf_r+0x78>
 800c0ca:	460c      	mov	r4, r1
 800c0cc:	2001      	movs	r0, #1
 800c0ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0d2:	e7a8      	b.n	800c026 <_vfiprintf_r+0xfe>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	f04f 0c0a 	mov.w	ip, #10
 800c0da:	4619      	mov	r1, r3
 800c0dc:	3401      	adds	r4, #1
 800c0de:	9305      	str	r3, [sp, #20]
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0e6:	3a30      	subs	r2, #48	@ 0x30
 800c0e8:	2a09      	cmp	r2, #9
 800c0ea:	d903      	bls.n	800c0f4 <_vfiprintf_r+0x1cc>
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d0c6      	beq.n	800c07e <_vfiprintf_r+0x156>
 800c0f0:	9105      	str	r1, [sp, #20]
 800c0f2:	e7c4      	b.n	800c07e <_vfiprintf_r+0x156>
 800c0f4:	4604      	mov	r4, r0
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0fc:	e7f0      	b.n	800c0e0 <_vfiprintf_r+0x1b8>
 800c0fe:	ab03      	add	r3, sp, #12
 800c100:	9300      	str	r3, [sp, #0]
 800c102:	462a      	mov	r2, r5
 800c104:	4630      	mov	r0, r6
 800c106:	4b13      	ldr	r3, [pc, #76]	@ (800c154 <_vfiprintf_r+0x22c>)
 800c108:	a904      	add	r1, sp, #16
 800c10a:	f7fb fec5 	bl	8007e98 <_printf_float>
 800c10e:	4607      	mov	r7, r0
 800c110:	1c78      	adds	r0, r7, #1
 800c112:	d1d6      	bne.n	800c0c2 <_vfiprintf_r+0x19a>
 800c114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c116:	07d9      	lsls	r1, r3, #31
 800c118:	d405      	bmi.n	800c126 <_vfiprintf_r+0x1fe>
 800c11a:	89ab      	ldrh	r3, [r5, #12]
 800c11c:	059a      	lsls	r2, r3, #22
 800c11e:	d402      	bmi.n	800c126 <_vfiprintf_r+0x1fe>
 800c120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c122:	f7fc fe25 	bl	8008d70 <__retarget_lock_release_recursive>
 800c126:	89ab      	ldrh	r3, [r5, #12]
 800c128:	065b      	lsls	r3, r3, #25
 800c12a:	f53f af1f 	bmi.w	800bf6c <_vfiprintf_r+0x44>
 800c12e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c130:	e71e      	b.n	800bf70 <_vfiprintf_r+0x48>
 800c132:	ab03      	add	r3, sp, #12
 800c134:	9300      	str	r3, [sp, #0]
 800c136:	462a      	mov	r2, r5
 800c138:	4630      	mov	r0, r6
 800c13a:	4b06      	ldr	r3, [pc, #24]	@ (800c154 <_vfiprintf_r+0x22c>)
 800c13c:	a904      	add	r1, sp, #16
 800c13e:	f7fc f949 	bl	80083d4 <_printf_i>
 800c142:	e7e4      	b.n	800c10e <_vfiprintf_r+0x1e6>
 800c144:	0800c7fb 	.word	0x0800c7fb
 800c148:	0800c801 	.word	0x0800c801
 800c14c:	0800c805 	.word	0x0800c805
 800c150:	08007e99 	.word	0x08007e99
 800c154:	0800bf05 	.word	0x0800bf05

0800c158 <__swbuf_r>:
 800c158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15a:	460e      	mov	r6, r1
 800c15c:	4614      	mov	r4, r2
 800c15e:	4605      	mov	r5, r0
 800c160:	b118      	cbz	r0, 800c16a <__swbuf_r+0x12>
 800c162:	6a03      	ldr	r3, [r0, #32]
 800c164:	b90b      	cbnz	r3, 800c16a <__swbuf_r+0x12>
 800c166:	f7fc fce9 	bl	8008b3c <__sinit>
 800c16a:	69a3      	ldr	r3, [r4, #24]
 800c16c:	60a3      	str	r3, [r4, #8]
 800c16e:	89a3      	ldrh	r3, [r4, #12]
 800c170:	071a      	lsls	r2, r3, #28
 800c172:	d501      	bpl.n	800c178 <__swbuf_r+0x20>
 800c174:	6923      	ldr	r3, [r4, #16]
 800c176:	b943      	cbnz	r3, 800c18a <__swbuf_r+0x32>
 800c178:	4621      	mov	r1, r4
 800c17a:	4628      	mov	r0, r5
 800c17c:	f000 f82a 	bl	800c1d4 <__swsetup_r>
 800c180:	b118      	cbz	r0, 800c18a <__swbuf_r+0x32>
 800c182:	f04f 37ff 	mov.w	r7, #4294967295
 800c186:	4638      	mov	r0, r7
 800c188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c18a:	6823      	ldr	r3, [r4, #0]
 800c18c:	6922      	ldr	r2, [r4, #16]
 800c18e:	b2f6      	uxtb	r6, r6
 800c190:	1a98      	subs	r0, r3, r2
 800c192:	6963      	ldr	r3, [r4, #20]
 800c194:	4637      	mov	r7, r6
 800c196:	4283      	cmp	r3, r0
 800c198:	dc05      	bgt.n	800c1a6 <__swbuf_r+0x4e>
 800c19a:	4621      	mov	r1, r4
 800c19c:	4628      	mov	r0, r5
 800c19e:	f7ff fa59 	bl	800b654 <_fflush_r>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d1ed      	bne.n	800c182 <__swbuf_r+0x2a>
 800c1a6:	68a3      	ldr	r3, [r4, #8]
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	60a3      	str	r3, [r4, #8]
 800c1ac:	6823      	ldr	r3, [r4, #0]
 800c1ae:	1c5a      	adds	r2, r3, #1
 800c1b0:	6022      	str	r2, [r4, #0]
 800c1b2:	701e      	strb	r6, [r3, #0]
 800c1b4:	6962      	ldr	r2, [r4, #20]
 800c1b6:	1c43      	adds	r3, r0, #1
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d004      	beq.n	800c1c6 <__swbuf_r+0x6e>
 800c1bc:	89a3      	ldrh	r3, [r4, #12]
 800c1be:	07db      	lsls	r3, r3, #31
 800c1c0:	d5e1      	bpl.n	800c186 <__swbuf_r+0x2e>
 800c1c2:	2e0a      	cmp	r6, #10
 800c1c4:	d1df      	bne.n	800c186 <__swbuf_r+0x2e>
 800c1c6:	4621      	mov	r1, r4
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	f7ff fa43 	bl	800b654 <_fflush_r>
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	d0d9      	beq.n	800c186 <__swbuf_r+0x2e>
 800c1d2:	e7d6      	b.n	800c182 <__swbuf_r+0x2a>

0800c1d4 <__swsetup_r>:
 800c1d4:	b538      	push	{r3, r4, r5, lr}
 800c1d6:	4b29      	ldr	r3, [pc, #164]	@ (800c27c <__swsetup_r+0xa8>)
 800c1d8:	4605      	mov	r5, r0
 800c1da:	6818      	ldr	r0, [r3, #0]
 800c1dc:	460c      	mov	r4, r1
 800c1de:	b118      	cbz	r0, 800c1e8 <__swsetup_r+0x14>
 800c1e0:	6a03      	ldr	r3, [r0, #32]
 800c1e2:	b90b      	cbnz	r3, 800c1e8 <__swsetup_r+0x14>
 800c1e4:	f7fc fcaa 	bl	8008b3c <__sinit>
 800c1e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1ec:	0719      	lsls	r1, r3, #28
 800c1ee:	d422      	bmi.n	800c236 <__swsetup_r+0x62>
 800c1f0:	06da      	lsls	r2, r3, #27
 800c1f2:	d407      	bmi.n	800c204 <__swsetup_r+0x30>
 800c1f4:	2209      	movs	r2, #9
 800c1f6:	602a      	str	r2, [r5, #0]
 800c1f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c200:	81a3      	strh	r3, [r4, #12]
 800c202:	e033      	b.n	800c26c <__swsetup_r+0x98>
 800c204:	0758      	lsls	r0, r3, #29
 800c206:	d512      	bpl.n	800c22e <__swsetup_r+0x5a>
 800c208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c20a:	b141      	cbz	r1, 800c21e <__swsetup_r+0x4a>
 800c20c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c210:	4299      	cmp	r1, r3
 800c212:	d002      	beq.n	800c21a <__swsetup_r+0x46>
 800c214:	4628      	mov	r0, r5
 800c216:	f7fd fc2b 	bl	8009a70 <_free_r>
 800c21a:	2300      	movs	r3, #0
 800c21c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c21e:	89a3      	ldrh	r3, [r4, #12]
 800c220:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c224:	81a3      	strh	r3, [r4, #12]
 800c226:	2300      	movs	r3, #0
 800c228:	6063      	str	r3, [r4, #4]
 800c22a:	6923      	ldr	r3, [r4, #16]
 800c22c:	6023      	str	r3, [r4, #0]
 800c22e:	89a3      	ldrh	r3, [r4, #12]
 800c230:	f043 0308 	orr.w	r3, r3, #8
 800c234:	81a3      	strh	r3, [r4, #12]
 800c236:	6923      	ldr	r3, [r4, #16]
 800c238:	b94b      	cbnz	r3, 800c24e <__swsetup_r+0x7a>
 800c23a:	89a3      	ldrh	r3, [r4, #12]
 800c23c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c244:	d003      	beq.n	800c24e <__swsetup_r+0x7a>
 800c246:	4621      	mov	r1, r4
 800c248:	4628      	mov	r0, r5
 800c24a:	f000 f882 	bl	800c352 <__smakebuf_r>
 800c24e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c252:	f013 0201 	ands.w	r2, r3, #1
 800c256:	d00a      	beq.n	800c26e <__swsetup_r+0x9a>
 800c258:	2200      	movs	r2, #0
 800c25a:	60a2      	str	r2, [r4, #8]
 800c25c:	6962      	ldr	r2, [r4, #20]
 800c25e:	4252      	negs	r2, r2
 800c260:	61a2      	str	r2, [r4, #24]
 800c262:	6922      	ldr	r2, [r4, #16]
 800c264:	b942      	cbnz	r2, 800c278 <__swsetup_r+0xa4>
 800c266:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c26a:	d1c5      	bne.n	800c1f8 <__swsetup_r+0x24>
 800c26c:	bd38      	pop	{r3, r4, r5, pc}
 800c26e:	0799      	lsls	r1, r3, #30
 800c270:	bf58      	it	pl
 800c272:	6962      	ldrpl	r2, [r4, #20]
 800c274:	60a2      	str	r2, [r4, #8]
 800c276:	e7f4      	b.n	800c262 <__swsetup_r+0x8e>
 800c278:	2000      	movs	r0, #0
 800c27a:	e7f7      	b.n	800c26c <__swsetup_r+0x98>
 800c27c:	20000018 	.word	0x20000018

0800c280 <_raise_r>:
 800c280:	291f      	cmp	r1, #31
 800c282:	b538      	push	{r3, r4, r5, lr}
 800c284:	4605      	mov	r5, r0
 800c286:	460c      	mov	r4, r1
 800c288:	d904      	bls.n	800c294 <_raise_r+0x14>
 800c28a:	2316      	movs	r3, #22
 800c28c:	6003      	str	r3, [r0, #0]
 800c28e:	f04f 30ff 	mov.w	r0, #4294967295
 800c292:	bd38      	pop	{r3, r4, r5, pc}
 800c294:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c296:	b112      	cbz	r2, 800c29e <_raise_r+0x1e>
 800c298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c29c:	b94b      	cbnz	r3, 800c2b2 <_raise_r+0x32>
 800c29e:	4628      	mov	r0, r5
 800c2a0:	f000 f830 	bl	800c304 <_getpid_r>
 800c2a4:	4622      	mov	r2, r4
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2ae:	f000 b817 	b.w	800c2e0 <_kill_r>
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	d00a      	beq.n	800c2cc <_raise_r+0x4c>
 800c2b6:	1c59      	adds	r1, r3, #1
 800c2b8:	d103      	bne.n	800c2c2 <_raise_r+0x42>
 800c2ba:	2316      	movs	r3, #22
 800c2bc:	6003      	str	r3, [r0, #0]
 800c2be:	2001      	movs	r0, #1
 800c2c0:	e7e7      	b.n	800c292 <_raise_r+0x12>
 800c2c2:	2100      	movs	r1, #0
 800c2c4:	4620      	mov	r0, r4
 800c2c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c2ca:	4798      	blx	r3
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	e7e0      	b.n	800c292 <_raise_r+0x12>

0800c2d0 <raise>:
 800c2d0:	4b02      	ldr	r3, [pc, #8]	@ (800c2dc <raise+0xc>)
 800c2d2:	4601      	mov	r1, r0
 800c2d4:	6818      	ldr	r0, [r3, #0]
 800c2d6:	f7ff bfd3 	b.w	800c280 <_raise_r>
 800c2da:	bf00      	nop
 800c2dc:	20000018 	.word	0x20000018

0800c2e0 <_kill_r>:
 800c2e0:	b538      	push	{r3, r4, r5, lr}
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	4d06      	ldr	r5, [pc, #24]	@ (800c300 <_kill_r+0x20>)
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	4608      	mov	r0, r1
 800c2ea:	4611      	mov	r1, r2
 800c2ec:	602b      	str	r3, [r5, #0]
 800c2ee:	f7f6 fb56 	bl	800299e <_kill>
 800c2f2:	1c43      	adds	r3, r0, #1
 800c2f4:	d102      	bne.n	800c2fc <_kill_r+0x1c>
 800c2f6:	682b      	ldr	r3, [r5, #0]
 800c2f8:	b103      	cbz	r3, 800c2fc <_kill_r+0x1c>
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	bd38      	pop	{r3, r4, r5, pc}
 800c2fe:	bf00      	nop
 800c300:	20000a08 	.word	0x20000a08

0800c304 <_getpid_r>:
 800c304:	f7f6 bb44 	b.w	8002990 <_getpid>

0800c308 <__swhatbuf_r>:
 800c308:	b570      	push	{r4, r5, r6, lr}
 800c30a:	460c      	mov	r4, r1
 800c30c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c310:	4615      	mov	r5, r2
 800c312:	2900      	cmp	r1, #0
 800c314:	461e      	mov	r6, r3
 800c316:	b096      	sub	sp, #88	@ 0x58
 800c318:	da0c      	bge.n	800c334 <__swhatbuf_r+0x2c>
 800c31a:	89a3      	ldrh	r3, [r4, #12]
 800c31c:	2100      	movs	r1, #0
 800c31e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c322:	bf14      	ite	ne
 800c324:	2340      	movne	r3, #64	@ 0x40
 800c326:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c32a:	2000      	movs	r0, #0
 800c32c:	6031      	str	r1, [r6, #0]
 800c32e:	602b      	str	r3, [r5, #0]
 800c330:	b016      	add	sp, #88	@ 0x58
 800c332:	bd70      	pop	{r4, r5, r6, pc}
 800c334:	466a      	mov	r2, sp
 800c336:	f000 f849 	bl	800c3cc <_fstat_r>
 800c33a:	2800      	cmp	r0, #0
 800c33c:	dbed      	blt.n	800c31a <__swhatbuf_r+0x12>
 800c33e:	9901      	ldr	r1, [sp, #4]
 800c340:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c344:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c348:	4259      	negs	r1, r3
 800c34a:	4159      	adcs	r1, r3
 800c34c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c350:	e7eb      	b.n	800c32a <__swhatbuf_r+0x22>

0800c352 <__smakebuf_r>:
 800c352:	898b      	ldrh	r3, [r1, #12]
 800c354:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c356:	079d      	lsls	r5, r3, #30
 800c358:	4606      	mov	r6, r0
 800c35a:	460c      	mov	r4, r1
 800c35c:	d507      	bpl.n	800c36e <__smakebuf_r+0x1c>
 800c35e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c362:	6023      	str	r3, [r4, #0]
 800c364:	6123      	str	r3, [r4, #16]
 800c366:	2301      	movs	r3, #1
 800c368:	6163      	str	r3, [r4, #20]
 800c36a:	b003      	add	sp, #12
 800c36c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c36e:	466a      	mov	r2, sp
 800c370:	ab01      	add	r3, sp, #4
 800c372:	f7ff ffc9 	bl	800c308 <__swhatbuf_r>
 800c376:	9f00      	ldr	r7, [sp, #0]
 800c378:	4605      	mov	r5, r0
 800c37a:	4639      	mov	r1, r7
 800c37c:	4630      	mov	r0, r6
 800c37e:	f7fd fbe9 	bl	8009b54 <_malloc_r>
 800c382:	b948      	cbnz	r0, 800c398 <__smakebuf_r+0x46>
 800c384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c388:	059a      	lsls	r2, r3, #22
 800c38a:	d4ee      	bmi.n	800c36a <__smakebuf_r+0x18>
 800c38c:	f023 0303 	bic.w	r3, r3, #3
 800c390:	f043 0302 	orr.w	r3, r3, #2
 800c394:	81a3      	strh	r3, [r4, #12]
 800c396:	e7e2      	b.n	800c35e <__smakebuf_r+0xc>
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c39e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	9b01      	ldr	r3, [sp, #4]
 800c3a6:	6020      	str	r0, [r4, #0]
 800c3a8:	b15b      	cbz	r3, 800c3c2 <__smakebuf_r+0x70>
 800c3aa:	4630      	mov	r0, r6
 800c3ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3b0:	f000 f81e 	bl	800c3f0 <_isatty_r>
 800c3b4:	b128      	cbz	r0, 800c3c2 <__smakebuf_r+0x70>
 800c3b6:	89a3      	ldrh	r3, [r4, #12]
 800c3b8:	f023 0303 	bic.w	r3, r3, #3
 800c3bc:	f043 0301 	orr.w	r3, r3, #1
 800c3c0:	81a3      	strh	r3, [r4, #12]
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	431d      	orrs	r5, r3
 800c3c6:	81a5      	strh	r5, [r4, #12]
 800c3c8:	e7cf      	b.n	800c36a <__smakebuf_r+0x18>
	...

0800c3cc <_fstat_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	4d06      	ldr	r5, [pc, #24]	@ (800c3ec <_fstat_r+0x20>)
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	4608      	mov	r0, r1
 800c3d6:	4611      	mov	r1, r2
 800c3d8:	602b      	str	r3, [r5, #0]
 800c3da:	f7f6 fb3f 	bl	8002a5c <_fstat>
 800c3de:	1c43      	adds	r3, r0, #1
 800c3e0:	d102      	bne.n	800c3e8 <_fstat_r+0x1c>
 800c3e2:	682b      	ldr	r3, [r5, #0]
 800c3e4:	b103      	cbz	r3, 800c3e8 <_fstat_r+0x1c>
 800c3e6:	6023      	str	r3, [r4, #0]
 800c3e8:	bd38      	pop	{r3, r4, r5, pc}
 800c3ea:	bf00      	nop
 800c3ec:	20000a08 	.word	0x20000a08

0800c3f0 <_isatty_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	4d05      	ldr	r5, [pc, #20]	@ (800c40c <_isatty_r+0x1c>)
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	4608      	mov	r0, r1
 800c3fa:	602b      	str	r3, [r5, #0]
 800c3fc:	f7f6 fb3d 	bl	8002a7a <_isatty>
 800c400:	1c43      	adds	r3, r0, #1
 800c402:	d102      	bne.n	800c40a <_isatty_r+0x1a>
 800c404:	682b      	ldr	r3, [r5, #0]
 800c406:	b103      	cbz	r3, 800c40a <_isatty_r+0x1a>
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	bd38      	pop	{r3, r4, r5, pc}
 800c40c:	20000a08 	.word	0x20000a08

0800c410 <_init>:
 800c410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c412:	bf00      	nop
 800c414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c416:	bc08      	pop	{r3}
 800c418:	469e      	mov	lr, r3
 800c41a:	4770      	bx	lr

0800c41c <_fini>:
 800c41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41e:	bf00      	nop
 800c420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c422:	bc08      	pop	{r3}
 800c424:	469e      	mov	lr, r3
 800c426:	4770      	bx	lr
