// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a5a_HH_
#define _a5a_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a5a_mux_832_8_1_1.h"
#include "a5a_bram_0.h"
#include "a5a_bram_1.h"
#include "a5a_bram_2.h"
#include "a5a_bram_4.h"
#include "a5a_bram_5.h"

namespace ap_rtl {

struct a5a : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > index;
    sc_out< sc_lv<8> > output_V_data_0_V_din;
    sc_in< sc_logic > output_V_data_0_V_full_n;
    sc_out< sc_logic > output_V_data_0_V_write;
    sc_out< sc_lv<8> > output_V_data_1_V_din;
    sc_in< sc_logic > output_V_data_1_V_full_n;
    sc_out< sc_logic > output_V_data_1_V_write;
    sc_out< sc_lv<8> > output_V_data_2_V_din;
    sc_in< sc_logic > output_V_data_2_V_full_n;
    sc_out< sc_logic > output_V_data_2_V_write;
    sc_out< sc_lv<8> > output_V_data_3_V_din;
    sc_in< sc_logic > output_V_data_3_V_full_n;
    sc_out< sc_logic > output_V_data_3_V_write;
    sc_out< sc_lv<8> > output_V_data_4_V_din;
    sc_in< sc_logic > output_V_data_4_V_full_n;
    sc_out< sc_logic > output_V_data_4_V_write;
    sc_out< sc_lv<8> > output_V_data_5_V_din;
    sc_in< sc_logic > output_V_data_5_V_full_n;
    sc_out< sc_logic > output_V_data_5_V_write;
    sc_out< sc_lv<8> > output_V_data_6_V_din;
    sc_in< sc_logic > output_V_data_6_V_full_n;
    sc_out< sc_logic > output_V_data_6_V_write;
    sc_out< sc_lv<8> > output_V_data_7_V_din;
    sc_in< sc_logic > output_V_data_7_V_full_n;
    sc_out< sc_logic > output_V_data_7_V_write;


    // Module declarations
    a5a(sc_module_name name);
    SC_HAS_PROCESS(a5a);

    ~a5a();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a5a_bram_0* bram_0_U;
    a5a_bram_1* bram_1_U;
    a5a_bram_2* bram_2_U;
    a5a_bram_1* bram_3_U;
    a5a_bram_4* bram_4_U;
    a5a_bram_5* bram_5_U;
    a5a_bram_2* bram_6_U;
    a5a_bram_1* bram_7_U;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U1;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U2;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U3;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U4;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U5;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U6;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U7;
    a5a_mux_832_8_1_1<1,1,8,8,8,8,8,8,8,8,32,8>* a5a_mux_832_8_1_1_U8;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bram_0_address0;
    sc_signal< sc_logic > bram_0_ce0;
    sc_signal< sc_lv<3> > bram_0_q0;
    sc_signal< sc_lv<3> > bram_1_address0;
    sc_signal< sc_logic > bram_1_ce0;
    sc_signal< sc_lv<4> > bram_1_q0;
    sc_signal< sc_lv<3> > bram_2_address0;
    sc_signal< sc_logic > bram_2_ce0;
    sc_signal< sc_lv<5> > bram_2_q0;
    sc_signal< sc_lv<3> > bram_3_address0;
    sc_signal< sc_logic > bram_3_ce0;
    sc_signal< sc_lv<4> > bram_3_q0;
    sc_signal< sc_lv<3> > bram_4_address0;
    sc_signal< sc_logic > bram_4_ce0;
    sc_signal< sc_lv<6> > bram_4_q0;
    sc_signal< sc_lv<3> > bram_5_address0;
    sc_signal< sc_logic > bram_5_ce0;
    sc_signal< sc_lv<6> > bram_5_q0;
    sc_signal< sc_lv<3> > bram_6_address0;
    sc_signal< sc_logic > bram_6_ce0;
    sc_signal< sc_lv<5> > bram_6_q0;
    sc_signal< sc_lv<3> > bram_7_address0;
    sc_signal< sc_logic > bram_7_ce0;
    sc_signal< sc_lv<4> > bram_7_q0;
    sc_signal< sc_logic > output_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > output_V_data_1_V_blk_n;
    sc_signal< sc_logic > output_V_data_2_V_blk_n;
    sc_signal< sc_logic > output_V_data_3_V_blk_n;
    sc_signal< sc_logic > output_V_data_4_V_blk_n;
    sc_signal< sc_logic > output_V_data_5_V_blk_n;
    sc_signal< sc_logic > output_V_data_6_V_blk_n;
    sc_signal< sc_logic > output_V_data_7_V_blk_n;
    sc_signal< sc_lv<29> > arrayNo_reg_615;
    sc_signal< sc_lv<8> > tmp_data_0_V_fu_295_p10;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_660;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > tmp_data_1_V_fu_336_p10;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_665;
    sc_signal< sc_lv<8> > tmp_data_2_V_fu_377_p10;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_670;
    sc_signal< sc_lv<8> > tmp_data_3_V_fu_418_p10;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_675;
    sc_signal< sc_lv<8> > tmp_data_4_V_fu_459_p10;
    sc_signal< sc_lv<8> > tmp_data_4_V_reg_680;
    sc_signal< sc_lv<8> > tmp_data_5_V_fu_500_p10;
    sc_signal< sc_lv<8> > tmp_data_5_V_reg_685;
    sc_signal< sc_lv<8> > tmp_data_6_V_fu_541_p10;
    sc_signal< sc_lv<8> > tmp_data_6_V_reg_690;
    sc_signal< sc_lv<8> > tmp_data_7_V_fu_582_p10;
    sc_signal< sc_lv<8> > tmp_data_7_V_reg_695;
    sc_signal< sc_lv<64> > newIndex1_fu_236_p1;
    sc_signal< sc_logic > output_V_data_0_V1_update;
    sc_signal< sc_logic > output_V_data_0_V1_status;
    sc_signal< sc_lv<3> > tmp_14_fu_232_p1;
    sc_signal< sc_lv<5> > p_cast10_fu_263_p1;
    sc_signal< sc_lv<6> > p_cast9_fu_279_p1;
    sc_signal< sc_lv<6> > p_cast8_fu_287_p1;
    sc_signal< sc_lv<8> > p_cast7_fu_251_p1;
    sc_signal< sc_lv<8> > p_cast6_fu_255_p1;
    sc_signal< sc_lv<8> > p_cast5_fu_259_p1;
    sc_signal< sc_lv<8> > p_cast4_fu_267_p1;
    sc_signal< sc_lv<8> > p_cast3_fu_271_p1;
    sc_signal< sc_lv<8> > p_cast2_fu_275_p1;
    sc_signal< sc_lv<8> > p_cast1_fu_283_p1;
    sc_signal< sc_lv<8> > p_cast_fu_291_p1;
    sc_signal< sc_lv<32> > tmp_data_0_V_fu_295_p9;
    sc_signal< sc_lv<32> > tmp_1_fu_317_p2;
    sc_signal< sc_lv<29> > arrayNo9_fu_322_p4;
    sc_signal< sc_lv<32> > tmp_data_1_V_fu_336_p9;
    sc_signal< sc_lv<32> > tmp_3_fu_358_p2;
    sc_signal< sc_lv<29> > arrayNo1_fu_363_p4;
    sc_signal< sc_lv<32> > tmp_data_2_V_fu_377_p9;
    sc_signal< sc_lv<32> > tmp_5_fu_399_p2;
    sc_signal< sc_lv<29> > arrayNo2_fu_404_p4;
    sc_signal< sc_lv<32> > tmp_data_3_V_fu_418_p9;
    sc_signal< sc_lv<32> > tmp_7_fu_440_p2;
    sc_signal< sc_lv<29> > arrayNo3_fu_445_p4;
    sc_signal< sc_lv<32> > tmp_data_4_V_fu_459_p9;
    sc_signal< sc_lv<32> > tmp_9_fu_481_p2;
    sc_signal< sc_lv<29> > arrayNo4_fu_486_p4;
    sc_signal< sc_lv<32> > tmp_data_5_V_fu_500_p9;
    sc_signal< sc_lv<32> > tmp_s_fu_522_p2;
    sc_signal< sc_lv<29> > arrayNo5_fu_527_p4;
    sc_signal< sc_lv<32> > tmp_data_6_V_fu_541_p9;
    sc_signal< sc_lv<32> > tmp_2_fu_563_p2;
    sc_signal< sc_lv<29> > arrayNo6_fu_568_p4;
    sc_signal< sc_lv<32> > tmp_data_7_V_fu_582_p9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_38;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo1_fu_363_p4();
    void thread_arrayNo2_fu_404_p4();
    void thread_arrayNo3_fu_445_p4();
    void thread_arrayNo4_fu_486_p4();
    void thread_arrayNo5_fu_527_p4();
    void thread_arrayNo6_fu_568_p4();
    void thread_arrayNo9_fu_322_p4();
    void thread_bram_0_address0();
    void thread_bram_0_ce0();
    void thread_bram_1_address0();
    void thread_bram_1_ce0();
    void thread_bram_2_address0();
    void thread_bram_2_ce0();
    void thread_bram_3_address0();
    void thread_bram_3_ce0();
    void thread_bram_4_address0();
    void thread_bram_4_ce0();
    void thread_bram_5_address0();
    void thread_bram_5_ce0();
    void thread_bram_6_address0();
    void thread_bram_6_ce0();
    void thread_bram_7_address0();
    void thread_bram_7_ce0();
    void thread_newIndex1_fu_236_p1();
    void thread_output_V_data_0_V1_status();
    void thread_output_V_data_0_V1_update();
    void thread_output_V_data_0_V_blk_n();
    void thread_output_V_data_0_V_din();
    void thread_output_V_data_0_V_write();
    void thread_output_V_data_1_V_blk_n();
    void thread_output_V_data_1_V_din();
    void thread_output_V_data_1_V_write();
    void thread_output_V_data_2_V_blk_n();
    void thread_output_V_data_2_V_din();
    void thread_output_V_data_2_V_write();
    void thread_output_V_data_3_V_blk_n();
    void thread_output_V_data_3_V_din();
    void thread_output_V_data_3_V_write();
    void thread_output_V_data_4_V_blk_n();
    void thread_output_V_data_4_V_din();
    void thread_output_V_data_4_V_write();
    void thread_output_V_data_5_V_blk_n();
    void thread_output_V_data_5_V_din();
    void thread_output_V_data_5_V_write();
    void thread_output_V_data_6_V_blk_n();
    void thread_output_V_data_6_V_din();
    void thread_output_V_data_6_V_write();
    void thread_output_V_data_7_V_blk_n();
    void thread_output_V_data_7_V_din();
    void thread_output_V_data_7_V_write();
    void thread_p_cast10_fu_263_p1();
    void thread_p_cast1_fu_283_p1();
    void thread_p_cast2_fu_275_p1();
    void thread_p_cast3_fu_271_p1();
    void thread_p_cast4_fu_267_p1();
    void thread_p_cast5_fu_259_p1();
    void thread_p_cast6_fu_255_p1();
    void thread_p_cast7_fu_251_p1();
    void thread_p_cast8_fu_287_p1();
    void thread_p_cast9_fu_279_p1();
    void thread_p_cast_fu_291_p1();
    void thread_tmp_14_fu_232_p1();
    void thread_tmp_1_fu_317_p2();
    void thread_tmp_2_fu_563_p2();
    void thread_tmp_3_fu_358_p2();
    void thread_tmp_5_fu_399_p2();
    void thread_tmp_7_fu_440_p2();
    void thread_tmp_9_fu_481_p2();
    void thread_tmp_data_0_V_fu_295_p9();
    void thread_tmp_data_1_V_fu_336_p9();
    void thread_tmp_data_2_V_fu_377_p9();
    void thread_tmp_data_3_V_fu_418_p9();
    void thread_tmp_data_4_V_fu_459_p9();
    void thread_tmp_data_5_V_fu_500_p9();
    void thread_tmp_data_6_V_fu_541_p9();
    void thread_tmp_data_7_V_fu_582_p9();
    void thread_tmp_s_fu_522_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
