ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 92 3 is_stmt 1 view .LVU22
 119              		.loc 1 92 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 93 3 is_stmt 1 view .LVU24
 126              		.loc 1 93 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 93 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 117 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 99 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 99 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU34
 162              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 101 5 view .LVU35
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 6


 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 101 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 101 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 101 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 101 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 107 25 is_stmt 0 view .LVU41
 178 0044 9223     		movs	r3, #146
 179 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 108 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 109 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 117 1 view .LVU46
 192 0054 DFE7     		b	.L5
 193              	.L10:
 194 0056 00BF     		.align	2
 195              	.L9:
 196 0058 00240140 		.word	1073816576
 197 005c 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL8:
 210              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 7


 120:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c ****   */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 126 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 126 1 is_stmt 0 view .LVU48
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 127 3 is_stmt 1 view .LVU49
 222              		.loc 1 127 10 is_stmt 0 view .LVU50
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 127 5 view .LVU51
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL9:
 229              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7);
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 230              		.loc 1 147 1 view .LVU52
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL10:
 233              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 133 5 is_stmt 1 view .LVU53
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 9369     		ldr	r3, [r2, #24]
 237 0010 23F40073 		bic	r3, r3, #512
 238 0014 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 8


 140:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 140 5 view .LVU54
 240 0016 9221     		movs	r1, #146
 241 0018 0348     		ldr	r0, .L15+8
 242              	.LVL11:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 140 5 is_stmt 0 view .LVU55
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 246              		.loc 1 147 1 view .LVU56
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00240140 		.word	1073816576
 252 0024 00100240 		.word	1073876992
 253 0028 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE67:
 257              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_UART_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_UART_MspInit:
 265              	.LVL13:
 266              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c ****   */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 156 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 24
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 156 1 is_stmt 0 view .LVU58
 272 0000 30B5     		push	{r4, r5, lr}
 273              	.LCFI7:
 274              		.cfi_def_cfa_offset 12
 275              		.cfi_offset 4, -12
 276              		.cfi_offset 5, -8
 277              		.cfi_offset 14, -4
 278 0002 87B0     		sub	sp, sp, #28
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 40
 157:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 281              		.loc 1 157 3 is_stmt 1 view .LVU59
 282              		.loc 1 157 20 is_stmt 0 view .LVU60
 283 0004 0023     		movs	r3, #0
 284 0006 0293     		str	r3, [sp, #8]
 285 0008 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 9


 286 000a 0493     		str	r3, [sp, #16]
 287 000c 0593     		str	r3, [sp, #20]
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 288              		.loc 1 158 3 is_stmt 1 view .LVU61
 289              		.loc 1 158 11 is_stmt 0 view .LVU62
 290 000e 0268     		ldr	r2, [r0]
 291              		.loc 1 158 5 view .LVU63
 292 0010 1B4B     		ldr	r3, .L21
 293 0012 9A42     		cmp	r2, r3
 294 0014 01D0     		beq	.L20
 295              	.LVL14:
 296              	.L17:
 159:Core/Src/stm32f1xx_hal_msp.c ****   {
 160:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 163:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 170:Core/Src/stm32f1xx_hal_msp.c ****     */
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 184:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   }
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c **** }
 297              		.loc 1 190 1 view .LVU64
 298 0016 07B0     		add	sp, sp, #28
 299              	.LCFI9:
 300              		.cfi_remember_state
 301              		.cfi_def_cfa_offset 12
 302              		@ sp needed
 303 0018 30BD     		pop	{r4, r5, pc}
 304              	.LVL15:
 305              	.L20:
 306              	.LCFI10:
 307              		.cfi_restore_state
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 308              		.loc 1 164 5 is_stmt 1 view .LVU65
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 10


 309              	.LBB7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 310              		.loc 1 164 5 view .LVU66
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 311              		.loc 1 164 5 view .LVU67
 312 001a 03F55843 		add	r3, r3, #55296
 313 001e 9A69     		ldr	r2, [r3, #24]
 314 0020 42F48042 		orr	r2, r2, #16384
 315 0024 9A61     		str	r2, [r3, #24]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 316              		.loc 1 164 5 view .LVU68
 317 0026 9A69     		ldr	r2, [r3, #24]
 318 0028 02F48042 		and	r2, r2, #16384
 319 002c 0092     		str	r2, [sp]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 320              		.loc 1 164 5 view .LVU69
 321 002e 009A     		ldr	r2, [sp]
 322              	.LBE7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 323              		.loc 1 164 5 view .LVU70
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 324              		.loc 1 166 5 view .LVU71
 325              	.LBB8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 326              		.loc 1 166 5 view .LVU72
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 327              		.loc 1 166 5 view .LVU73
 328 0030 9A69     		ldr	r2, [r3, #24]
 329 0032 42F00402 		orr	r2, r2, #4
 330 0036 9A61     		str	r2, [r3, #24]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 331              		.loc 1 166 5 view .LVU74
 332 0038 9B69     		ldr	r3, [r3, #24]
 333 003a 03F00403 		and	r3, r3, #4
 334 003e 0193     		str	r3, [sp, #4]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 335              		.loc 1 166 5 view .LVU75
 336 0040 019B     		ldr	r3, [sp, #4]
 337              	.LBE8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 338              		.loc 1 166 5 view .LVU76
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339              		.loc 1 171 5 view .LVU77
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340              		.loc 1 171 25 is_stmt 0 view .LVU78
 341 0042 4FF40073 		mov	r3, #512
 342 0046 0293     		str	r3, [sp, #8]
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 343              		.loc 1 172 5 is_stmt 1 view .LVU79
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 344              		.loc 1 172 26 is_stmt 0 view .LVU80
 345 0048 0223     		movs	r3, #2
 346 004a 0393     		str	r3, [sp, #12]
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 347              		.loc 1 173 5 is_stmt 1 view .LVU81
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 173 27 is_stmt 0 view .LVU82
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 11


 349 004c 0323     		movs	r3, #3
 350 004e 0593     		str	r3, [sp, #20]
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 351              		.loc 1 174 5 is_stmt 1 view .LVU83
 352 0050 0C4D     		ldr	r5, .L21+4
 353 0052 02A9     		add	r1, sp, #8
 354 0054 2846     		mov	r0, r5
 355              	.LVL16:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 356              		.loc 1 174 5 is_stmt 0 view .LVU84
 357 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL17:
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 359              		.loc 1 176 5 is_stmt 1 view .LVU85
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 360              		.loc 1 176 25 is_stmt 0 view .LVU86
 361 005a 4FF48063 		mov	r3, #1024
 362 005e 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 177 5 is_stmt 1 view .LVU87
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 177 26 is_stmt 0 view .LVU88
 365 0060 0024     		movs	r4, #0
 366 0062 0394     		str	r4, [sp, #12]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 367              		.loc 1 178 5 is_stmt 1 view .LVU89
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368              		.loc 1 178 26 is_stmt 0 view .LVU90
 369 0064 0494     		str	r4, [sp, #16]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 370              		.loc 1 179 5 is_stmt 1 view .LVU91
 371 0066 02A9     		add	r1, sp, #8
 372 0068 2846     		mov	r0, r5
 373 006a FFF7FEFF 		bl	HAL_GPIO_Init
 374              	.LVL18:
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 375              		.loc 1 182 5 view .LVU92
 376 006e 2246     		mov	r2, r4
 377 0070 2146     		mov	r1, r4
 378 0072 2520     		movs	r0, #37
 379 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 380              	.LVL19:
 183:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 381              		.loc 1 183 5 view .LVU93
 382 0078 2520     		movs	r0, #37
 383 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 384              	.LVL20:
 385              		.loc 1 190 1 is_stmt 0 view .LVU94
 386 007e CAE7     		b	.L17
 387              	.L22:
 388              		.align	2
 389              	.L21:
 390 0080 00380140 		.word	1073821696
 391 0084 00080140 		.word	1073809408
 392              		.cfi_endproc
 393              	.LFE68:
 395              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 12


 396              		.align	1
 397              		.global	HAL_UART_MspDeInit
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	HAL_UART_MspDeInit:
 403              	.LVL21:
 404              	.LFB69:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c **** /**
 193:Core/Src/stm32f1xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 194:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 195:Core/Src/stm32f1xx_hal_msp.c ****   * @param huart: UART handle pointer
 196:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 197:Core/Src/stm32f1xx_hal_msp.c ****   */
 198:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 199:Core/Src/stm32f1xx_hal_msp.c **** {
 405              		.loc 1 199 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		.loc 1 199 1 is_stmt 0 view .LVU96
 410 0000 08B5     		push	{r3, lr}
 411              	.LCFI11:
 412              		.cfi_def_cfa_offset 8
 413              		.cfi_offset 3, -8
 414              		.cfi_offset 14, -4
 200:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 415              		.loc 1 200 3 is_stmt 1 view .LVU97
 416              		.loc 1 200 11 is_stmt 0 view .LVU98
 417 0002 0268     		ldr	r2, [r0]
 418              		.loc 1 200 5 view .LVU99
 419 0004 084B     		ldr	r3, .L27
 420 0006 9A42     		cmp	r2, r3
 421 0008 00D0     		beq	.L26
 422              	.LVL22:
 423              	.L23:
 201:Core/Src/stm32f1xx_hal_msp.c ****   {
 202:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 206:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 216:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 219:Core/Src/stm32f1xx_hal_msp.c ****   }
 220:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 13


 221:Core/Src/stm32f1xx_hal_msp.c **** }
 424              		.loc 1 221 1 view .LVU100
 425 000a 08BD     		pop	{r3, pc}
 426              	.LVL23:
 427              	.L26:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 428              		.loc 1 206 5 is_stmt 1 view .LVU101
 429 000c 074A     		ldr	r2, .L27+4
 430 000e 9369     		ldr	r3, [r2, #24]
 431 0010 23F48043 		bic	r3, r3, #16384
 432 0014 9361     		str	r3, [r2, #24]
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 433              		.loc 1 212 5 view .LVU102
 434 0016 4FF4C061 		mov	r1, #1536
 435 001a 0548     		ldr	r0, .L27+8
 436              	.LVL24:
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 437              		.loc 1 212 5 is_stmt 0 view .LVU103
 438 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 439              	.LVL25:
 215:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 440              		.loc 1 215 5 is_stmt 1 view .LVU104
 441 0020 2520     		movs	r0, #37
 442 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 443              	.LVL26:
 444              		.loc 1 221 1 is_stmt 0 view .LVU105
 445 0026 F0E7     		b	.L23
 446              	.L28:
 447              		.align	2
 448              	.L27:
 449 0028 00380140 		.word	1073821696
 450 002c 00100240 		.word	1073876992
 451 0030 00080140 		.word	1073809408
 452              		.cfi_endproc
 453              	.LFE69:
 455              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_PCD_MspInit
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 462              	HAL_PCD_MspInit:
 463              	.LVL27:
 464              	.LFB70:
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 223:Core/Src/stm32f1xx_hal_msp.c **** /**
 224:Core/Src/stm32f1xx_hal_msp.c ****   * @brief PCD MSP Initialization
 225:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 226:Core/Src/stm32f1xx_hal_msp.c ****   * @param hpcd: PCD handle pointer
 227:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 228:Core/Src/stm32f1xx_hal_msp.c ****   */
 229:Core/Src/stm32f1xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 230:Core/Src/stm32f1xx_hal_msp.c **** {
 465              		.loc 1 230 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 8
 468              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 14


 469              		@ link register save eliminated.
 231:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 470              		.loc 1 231 3 view .LVU107
 471              		.loc 1 231 10 is_stmt 0 view .LVU108
 472 0000 0268     		ldr	r2, [r0]
 473              		.loc 1 231 5 view .LVU109
 474 0002 094B     		ldr	r3, .L36
 475 0004 9A42     		cmp	r2, r3
 476 0006 00D0     		beq	.L35
 477 0008 7047     		bx	lr
 478              	.L35:
 230:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 479              		.loc 1 230 1 view .LVU110
 480 000a 82B0     		sub	sp, sp, #8
 481              	.LCFI12:
 482              		.cfi_def_cfa_offset 8
 232:Core/Src/stm32f1xx_hal_msp.c ****   {
 233:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspInit 0 */
 236:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 237:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 483              		.loc 1 237 5 is_stmt 1 view .LVU111
 484              	.LBB9:
 485              		.loc 1 237 5 view .LVU112
 486              		.loc 1 237 5 view .LVU113
 487 000c 03F5DA33 		add	r3, r3, #111616
 488 0010 DA69     		ldr	r2, [r3, #28]
 489 0012 42F40002 		orr	r2, r2, #8388608
 490 0016 DA61     		str	r2, [r3, #28]
 491              		.loc 1 237 5 view .LVU114
 492 0018 DB69     		ldr	r3, [r3, #28]
 493 001a 03F40003 		and	r3, r3, #8388608
 494 001e 0193     		str	r3, [sp, #4]
 495              		.loc 1 237 5 view .LVU115
 496 0020 019B     		ldr	r3, [sp, #4]
 497              	.LBE9:
 498              		.loc 1 237 5 discriminator 1 view .LVU116
 238:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspInit 1 */
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****   }
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c **** }
 499              		.loc 1 244 1 is_stmt 0 view .LVU117
 500 0022 02B0     		add	sp, sp, #8
 501              	.LCFI13:
 502              		.cfi_def_cfa_offset 0
 503              		@ sp needed
 504 0024 7047     		bx	lr
 505              	.L37:
 506 0026 00BF     		.align	2
 507              	.L36:
 508 0028 005C0040 		.word	1073765376
 509              		.cfi_endproc
 510              	.LFE70:
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 15


 512              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_PCD_MspDeInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	HAL_PCD_MspDeInit:
 520              	.LVL28:
 521              	.LFB71:
 245:Core/Src/stm32f1xx_hal_msp.c **** 
 246:Core/Src/stm32f1xx_hal_msp.c **** /**
 247:Core/Src/stm32f1xx_hal_msp.c ****   * @brief PCD MSP De-Initialization
 248:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 249:Core/Src/stm32f1xx_hal_msp.c ****   * @param hpcd: PCD handle pointer
 250:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 251:Core/Src/stm32f1xx_hal_msp.c ****   */
 252:Core/Src/stm32f1xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 253:Core/Src/stm32f1xx_hal_msp.c **** {
 522              		.loc 1 253 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 254:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 527              		.loc 1 254 3 view .LVU119
 528              		.loc 1 254 10 is_stmt 0 view .LVU120
 529 0000 0268     		ldr	r2, [r0]
 530              		.loc 1 254 5 view .LVU121
 531 0002 054B     		ldr	r3, .L41
 532 0004 9A42     		cmp	r2, r3
 533 0006 00D0     		beq	.L40
 534              	.L38:
 255:Core/Src/stm32f1xx_hal_msp.c ****   {
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 0 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspDeInit 0 */
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 260:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 261:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 1 */
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspDeInit 1 */
 264:Core/Src/stm32f1xx_hal_msp.c ****   }
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c **** }
 535              		.loc 1 266 1 view .LVU122
 536 0008 7047     		bx	lr
 537              	.L40:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 1 */
 538              		.loc 1 260 5 is_stmt 1 view .LVU123
 539 000a 044A     		ldr	r2, .L41+4
 540 000c D369     		ldr	r3, [r2, #28]
 541 000e 23F40003 		bic	r3, r3, #8388608
 542 0012 D361     		str	r3, [r2, #28]
 543              		.loc 1 266 1 is_stmt 0 view .LVU124
 544 0014 F8E7     		b	.L38
 545              	.L42:
 546 0016 00BF     		.align	2
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 16


 547              	.L41:
 548 0018 005C0040 		.word	1073765376
 549 001c 00100240 		.word	1073876992
 550              		.cfi_endproc
 551              	.LFE71:
 553              		.text
 554              	.Letext0:
 555              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 556              		.file 3 "D:\\An3 sem2\\P2_STM\\Program\\Aplicatia_CubeCLT\\STM32CubeCLT_1.18.0\\GNU-tools-for-STM3
 557              		.file 4 "D:\\An3 sem2\\P2_STM\\Program\\Aplicatia_CubeCLT\\STM32CubeCLT_1.18.0\\GNU-tools-for-STM3
 558              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 559              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 560              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 561              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 562              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 563              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 564              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_usb.h"
 565              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pcd.h"
 566              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:97     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:196    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:202    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:208    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:251    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:258    .text.HAL_UART_MspInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:264    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:390    .text.HAL_UART_MspInit:00000080 $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:396    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:402    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:449    .text.HAL_UART_MspDeInit:00000028 $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:456    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:462    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:508    .text.HAL_PCD_MspInit:00000028 $d
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:513    .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:519    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\Miruna\AppData\Local\Temp\ccePq39m.s:548    .text.HAL_PCD_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
