--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7032 paths analyzed, 426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.970ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X19Y39.CE), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.322 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X6Y55.A1       net (fanout=2)        1.016   clock_controller/cnt_25mhz<0>
    SLICE_X6Y55.COUT     Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CE      net (fanout=9)        2.413   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CLK     Tceck                 0.295   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (1.609ns logic, 4.261ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.322 - 0.384)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X6Y55.A2       net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X6Y55.COUT     Topcya                0.386   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CE      net (fanout=9)        2.413   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CLK     Tceck                 0.295   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      5.719ns (1.616ns logic, 4.103ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.322 - 0.384)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X6Y55.A2       net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X6Y55.COUT     Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CE      net (fanout=9)        2.413   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y39.CLK     Tceck                 0.295   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (1.609ns logic, 4.103ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X23Y39.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_9 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.332 - 0.384)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_9 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y55.BQ      Tcko                  0.408   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_9
    SLICE_X30Y57.B1      net (fanout=2)        1.056   clock_controller/cnt_mov<9>
    SLICE_X30Y57.COUT    Topcyb                0.380   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<1>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CE      net (fanout=9)        2.122   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (1.554ns logic, 3.771ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_9 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.332 - 0.384)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_9 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y55.BQ      Tcko                  0.408   clock_controller/cnt_mov<11>
                                                       clock_controller/cnt_mov_9
    SLICE_X30Y57.B1      net (fanout=2)        1.056   clock_controller/cnt_mov<9>
    SLICE_X30Y57.COUT    Topcyb                0.312   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi1
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CE      net (fanout=9)        2.122   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.486ns logic, 3.771ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.332 - 0.386)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.CQ      Tcko                  0.408   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X30Y57.A1      net (fanout=2)        0.932   clock_controller/cnt_mov<6>
    SLICE_X30Y57.COUT    Topcya                0.386   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X30Y58.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X33Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CE      net (fanout=9)        2.122   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X23Y39.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.560ns logic, 3.647ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/cnt_25mhz_1 (SLICE_X4Y52.SR), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/cnt_25mhz_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/cnt_25mhz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X6Y55.A1       net (fanout=2)        1.016   clock_controller/cnt_25mhz<0>
    SLICE_X6Y55.COUT     Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.SR       net (fanout=9)        1.045   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.CLK      Tsrck                 0.455   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_1
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.769ns logic, 2.893ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X6Y55.A2       net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X6Y55.COUT     Topcya                0.386   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.SR       net (fanout=9)        1.045   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.CLK      Tsrck                 0.455   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_1
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.776ns logic, 2.735ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/cnt_25mhz_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/cnt_25mhz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.408   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X6Y55.A2       net (fanout=2)        0.858   clock_controller/cnt_25mhz<4>
    SLICE_X6Y55.COUT     Topcya                0.379   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.268   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A3       net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X5Y59.A        Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.SR       net (fanout=9)        1.045   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X4Y52.CLK      Tsrck                 0.455   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_1
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (1.769ns logic, 2.735ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X23Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_mov (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_mov to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    SLICE_X23Y39.A6      net (fanout=2)        0.021   clock_controller/clk_mov
    SLICE_X23Y39.CLK     Tah         (-Th)    -0.215   clock_controller/clk_mov
                                                       clock_controller/clk_mov_INV_3_o1_INV_0
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X19Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.198   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X19Y39.A6      net (fanout=2)        0.026   clock_controller/clk_25mhz
    SLICE_X19Y39.CLK     Tah         (-Th)    -0.215   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_INV_1_o1_INV_0
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_fast (SLICE_X33Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_fast (FF)
  Destination:          clock_controller/clk_fast (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_fast to clock_controller/clk_fast
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.DQ      Tcko                  0.198   clock_controller/clk_fast
                                                       clock_controller/clk_fast
    SLICE_X33Y23.D6      net (fanout=11)       0.034   clock_controller/clk_fast
    SLICE_X33Y23.CLK     Tah         (-Th)    -0.215   clock_controller/clk_fast
                                                       clock_controller/clk_fast_INV_4_o1_INV_0
                                                       clock_controller/clk_fast
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_25mhz<3>/CLK
  Logical resource: clock_controller/cnt_25mhz_0/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_25mhz<3>/CLK
  Logical resource: clock_controller/cnt_25mhz_1/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.970|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7032 paths, 0 nets, and 272 connections

Design statistics:
   Minimum period:   5.970ns{1}   (Maximum frequency: 167.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 18:58:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



