.ALIASES
C_CL            CL(1=0 2=OUT ) CN @INA597 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12810@ANALOG.C.Normal(chips)
R_RL            RL(1=0 2=OUT ) CN @INA597 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12746@ANALOG.R.Normal(chips)
V_Vcc           Vcc(+=N12680 -=0 ) CN @INA597 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12658@SOURCE.VDC.Normal(chips)
V_Vee           Vee(+=N13070 -=0 ) CN @INA597 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12690@SOURCE.VDC.Normal(chips)
V_VIN           VIN(+=N13463 -=0 ) CN @INA597 TEST CIRCUIT.SCHEMATIC1(sch_1):INS12842@SOURCE.VSIN.Normal(chips)
X_U1            U1(IN+=N13463 IN-=0 VCC=N12680 VEE=N13070 OUT=OUT SENSE=OUT REF=0 ) CN @INA597 TEST
+CIRCUIT.SCHEMATIC1(sch_1):INS13936@INA597.INA597.Normal(chips)
_    _(OUT=OUT)
.ENDALIASES
