
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003148  00400000  00400000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000084c  20000000  00403148  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000108  2000084c  00403994  0001084c  2**2
                  ALLOC
  3 .stack        00003004  20000954  00403a9c  0001084c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0001084c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010876  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000b15e  00000000  00000000  000108d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f02  00000000  00000000  0001ba2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000045aa  00000000  00000000  0001d931  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009c8  00000000  00000000  00021edb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008c8  00000000  00000000  000228a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00005e12  00000000  00000000  0002316b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b4d4  00000000  00000000  00028f7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00052ad3  00000000  00000000  00034451  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001d88  00000000  00000000  00086f24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003958 	.word	0x20003958
  400004:	00400b65 	.word	0x00400b65
  400008:	00400b61 	.word	0x00400b61
  40000c:	00400b61 	.word	0x00400b61
  400010:	00400b61 	.word	0x00400b61
  400014:	00400b61 	.word	0x00400b61
  400018:	00400b61 	.word	0x00400b61
	...
  40002c:	00400b61 	.word	0x00400b61
  400030:	00400b61 	.word	0x00400b61
  400034:	00000000 	.word	0x00000000
  400038:	00400b61 	.word	0x00400b61
  40003c:	00400b61 	.word	0x00400b61
  400040:	00400b61 	.word	0x00400b61
  400044:	00400b61 	.word	0x00400b61
  400048:	00400b61 	.word	0x00400b61
  40004c:	00400b61 	.word	0x00400b61
  400050:	00400b61 	.word	0x00400b61
  400054:	00400b61 	.word	0x00400b61
  400058:	00400b61 	.word	0x00400b61
  40005c:	00400b61 	.word	0x00400b61
  400060:	00400fc1 	.word	0x00400fc1
  400064:	00400b61 	.word	0x00400b61
  400068:	00000000 	.word	0x00000000
  40006c:	00400601 	.word	0x00400601
  400070:	00400615 	.word	0x00400615
  400074:	00400629 	.word	0x00400629
  400078:	00400b61 	.word	0x00400b61
  40007c:	00400b61 	.word	0x00400b61
	...
  400088:	00400b61 	.word	0x00400b61
  40008c:	00400b61 	.word	0x00400b61
  400090:	00400b61 	.word	0x00400b61
  400094:	00400b61 	.word	0x00400b61
  400098:	00400b61 	.word	0x00400b61
  40009c:	00400f91 	.word	0x00400f91
  4000a0:	00400b61 	.word	0x00400b61
  4000a4:	00400b61 	.word	0x00400b61
  4000a8:	00400b61 	.word	0x00400b61
  4000ac:	00400b61 	.word	0x00400b61
  4000b0:	00400b61 	.word	0x00400b61
  4000b4:	00400b61 	.word	0x00400b61
  4000b8:	00400b61 	.word	0x00400b61
  4000bc:	00400b61 	.word	0x00400b61
  4000c0:	00400b61 	.word	0x00400b61
  4000c4:	00400b61 	.word	0x00400b61
  4000c8:	00400b61 	.word	0x00400b61

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000084c 	.word	0x2000084c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403148 	.word	0x00403148

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00403148 	.word	0x00403148
  40011c:	20000850 	.word	0x20000850
  400120:	00403148 	.word	0x00403148
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00400d29 	.word	0x00400d29
  40016c:	004006a5 	.word	0x004006a5
  400170:	004006f9 	.word	0x004006f9
  400174:	00400709 	.word	0x00400709
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400719 	.word	0x00400719
  400184:	0040063d 	.word	0x0040063d
  400188:	00400c15 	.word	0x00400c15

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000928 	.word	0x20000928
  4001c4:	20000920 	.word	0x20000920

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000924 	.word	0x20000924
  400214:	20000928 	.word	0x20000928

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	00400735 	.word	0x00400735
  400268:	00400399 	.word	0x00400399
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004bd 	.word	0x004004bd

0040027c <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40027c:	6341      	str	r1, [r0, #52]	; 0x34
  40027e:	4770      	bx	lr

00400280 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400280:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400282:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400286:	d02f      	beq.n	4002e8 <pio_set_peripheral+0x68>
  400288:	d807      	bhi.n	40029a <pio_set_peripheral+0x1a>
  40028a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40028e:	d014      	beq.n	4002ba <pio_set_peripheral+0x3a>
  400290:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400294:	d01e      	beq.n	4002d4 <pio_set_peripheral+0x54>
  400296:	b939      	cbnz	r1, 4002a8 <pio_set_peripheral+0x28>
  400298:	4770      	bx	lr
  40029a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40029e:	d037      	beq.n	400310 <pio_set_peripheral+0x90>
  4002a0:	d804      	bhi.n	4002ac <pio_set_peripheral+0x2c>
  4002a2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002a6:	d029      	beq.n	4002fc <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002a8:	6042      	str	r2, [r0, #4]
  4002aa:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002ac:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b0:	d02e      	beq.n	400310 <pio_set_peripheral+0x90>
  4002b2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002b6:	d02b      	beq.n	400310 <pio_set_peripheral+0x90>
  4002b8:	e7f6      	b.n	4002a8 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002ba:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002bc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002be:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c0:	43d3      	mvns	r3, r2
  4002c2:	4021      	ands	r1, r4
  4002c4:	4019      	ands	r1, r3
  4002c6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002c8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ca:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002cc:	4021      	ands	r1, r4
  4002ce:	400b      	ands	r3, r1
  4002d0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d2:	e01a      	b.n	40030a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002d6:	4313      	orrs	r3, r2
  4002d8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002da:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002dc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002de:	400b      	ands	r3, r1
  4002e0:	ea23 0302 	bic.w	r3, r3, r2
  4002e4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002e6:	e7df      	b.n	4002a8 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002e8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ea:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002ec:	400b      	ands	r3, r1
  4002ee:	ea23 0302 	bic.w	r3, r3, r2
  4002f2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002f6:	4313      	orrs	r3, r2
  4002f8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fa:	e7d5      	b.n	4002a8 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002fc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002fe:	4313      	orrs	r3, r2
  400300:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400302:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400304:	4313      	orrs	r3, r2
  400306:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400308:	e7ce      	b.n	4002a8 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030a:	6042      	str	r2, [r0, #4]
}
  40030c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400310:	4770      	bx	lr
  400312:	bf00      	nop

00400314 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400314:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400316:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031a:	bf14      	ite	ne
  40031c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40031e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400320:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400324:	bf14      	ite	ne
  400326:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400328:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032a:	f012 0f02 	tst.w	r2, #2
  40032e:	d002      	beq.n	400336 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400330:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400334:	e004      	b.n	400340 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400336:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033a:	bf18      	it	ne
  40033c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400340:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400342:	6001      	str	r1, [r0, #0]
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400348:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40034c:	9c01      	ldr	r4, [sp, #4]
  40034e:	b10c      	cbz	r4, 400354 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400350:	6641      	str	r1, [r0, #100]	; 0x64
  400352:	e000      	b.n	400356 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400354:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400356:	b10b      	cbz	r3, 40035c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400358:	6501      	str	r1, [r0, #80]	; 0x50
  40035a:	e000      	b.n	40035e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40035c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40035e:	b10a      	cbz	r2, 400364 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400360:	6301      	str	r1, [r0, #48]	; 0x30
  400362:	e000      	b.n	400366 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400364:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400366:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400368:	6001      	str	r1, [r0, #0]
}
  40036a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40036e:	4770      	bx	lr

00400370 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400370:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400372:	4770      	bx	lr

00400374 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400374:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400376:	4770      	bx	lr

00400378 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400378:	0943      	lsrs	r3, r0, #5
  40037a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40037e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400382:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400384:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400386:	f000 001f 	and.w	r0, r0, #31
  40038a:	2201      	movs	r2, #1
  40038c:	4082      	lsls	r2, r0
  40038e:	420a      	tst	r2, r1
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400390:	bf14      	ite	ne
  400392:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400394:	631a      	streq	r2, [r3, #48]	; 0x30
  400396:	4770      	bx	lr

00400398 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400398:	b570      	push	{r4, r5, r6, lr}
  40039a:	b082      	sub	sp, #8
  40039c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40039e:	0943      	lsrs	r3, r0, #5
  4003a0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4003a4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4003a8:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4003aa:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4003ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003b2:	d047      	beq.n	400444 <pio_configure_pin+0xac>
  4003b4:	d809      	bhi.n	4003ca <pio_configure_pin+0x32>
  4003b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003ba:	d021      	beq.n	400400 <pio_configure_pin+0x68>
  4003bc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003c0:	d02f      	beq.n	400422 <pio_configure_pin+0x8a>
  4003c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003c6:	d16f      	bne.n	4004a8 <pio_configure_pin+0x110>
  4003c8:	e009      	b.n	4003de <pio_configure_pin+0x46>
  4003ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003ce:	d055      	beq.n	40047c <pio_configure_pin+0xe4>
  4003d0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003d4:	d052      	beq.n	40047c <pio_configure_pin+0xe4>
  4003d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003da:	d044      	beq.n	400466 <pio_configure_pin+0xce>
  4003dc:	e064      	b.n	4004a8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003de:	f000 001f 	and.w	r0, r0, #31
  4003e2:	2601      	movs	r6, #1
  4003e4:	4086      	lsls	r6, r0
  4003e6:	4620      	mov	r0, r4
  4003e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003ec:	4632      	mov	r2, r6
  4003ee:	4b30      	ldr	r3, [pc, #192]	; (4004b0 <pio_configure_pin+0x118>)
  4003f0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003f2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003f6:	bf14      	ite	ne
  4003f8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003fa:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003fc:	2001      	movs	r0, #1
  4003fe:	e054      	b.n	4004aa <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400400:	f000 001f 	and.w	r0, r0, #31
  400404:	2601      	movs	r6, #1
  400406:	4086      	lsls	r6, r0
  400408:	4620      	mov	r0, r4
  40040a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40040e:	4632      	mov	r2, r6
  400410:	4b27      	ldr	r3, [pc, #156]	; (4004b0 <pio_configure_pin+0x118>)
  400412:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400414:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400418:	bf14      	ite	ne
  40041a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40041c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40041e:	2001      	movs	r0, #1
  400420:	e043      	b.n	4004aa <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400422:	f000 001f 	and.w	r0, r0, #31
  400426:	2601      	movs	r6, #1
  400428:	4086      	lsls	r6, r0
  40042a:	4620      	mov	r0, r4
  40042c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400430:	4632      	mov	r2, r6
  400432:	4b1f      	ldr	r3, [pc, #124]	; (4004b0 <pio_configure_pin+0x118>)
  400434:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400436:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40043a:	bf14      	ite	ne
  40043c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40043e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400440:	2001      	movs	r0, #1
  400442:	e032      	b.n	4004aa <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400444:	f000 001f 	and.w	r0, r0, #31
  400448:	2601      	movs	r6, #1
  40044a:	4086      	lsls	r6, r0
  40044c:	4620      	mov	r0, r4
  40044e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400452:	4632      	mov	r2, r6
  400454:	4b16      	ldr	r3, [pc, #88]	; (4004b0 <pio_configure_pin+0x118>)
  400456:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400458:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40045c:	bf14      	ite	ne
  40045e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400460:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400462:	2001      	movs	r0, #1
  400464:	e021      	b.n	4004aa <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400466:	f000 031f 	and.w	r3, r0, #31
  40046a:	2601      	movs	r6, #1
  40046c:	4620      	mov	r0, r4
  40046e:	fa06 f103 	lsl.w	r1, r6, r3
  400472:	462a      	mov	r2, r5
  400474:	4b0f      	ldr	r3, [pc, #60]	; (4004b4 <pio_configure_pin+0x11c>)
  400476:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400478:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40047a:	e016      	b.n	4004aa <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40047c:	f000 031f 	and.w	r3, r0, #31
  400480:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400482:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400486:	ea05 0106 	and.w	r1, r5, r6
  40048a:	9100      	str	r1, [sp, #0]
  40048c:	4620      	mov	r0, r4
  40048e:	fa06 f103 	lsl.w	r1, r6, r3
  400492:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400496:	bf14      	ite	ne
  400498:	2200      	movne	r2, #0
  40049a:	2201      	moveq	r2, #1
  40049c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4004a0:	4c05      	ldr	r4, [pc, #20]	; (4004b8 <pio_configure_pin+0x120>)
  4004a2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4004a4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4004a6:	e000      	b.n	4004aa <pio_configure_pin+0x112>

	default:
		return 0;
  4004a8:	2000      	movs	r0, #0
	}

	return 1;
}
  4004aa:	b002      	add	sp, #8
  4004ac:	bd70      	pop	{r4, r5, r6, pc}
  4004ae:	bf00      	nop
  4004b0:	00400281 	.word	0x00400281
  4004b4:	00400315 	.word	0x00400315
  4004b8:	00400349 	.word	0x00400349

004004bc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004bc:	b570      	push	{r4, r5, r6, lr}
  4004be:	b082      	sub	sp, #8
  4004c0:	4606      	mov	r6, r0
  4004c2:	460d      	mov	r5, r1
  4004c4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004c6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004ce:	d038      	beq.n	400542 <pio_configure_pin_group+0x86>
  4004d0:	d809      	bhi.n	4004e6 <pio_configure_pin_group+0x2a>
  4004d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004d6:	d01c      	beq.n	400512 <pio_configure_pin_group+0x56>
  4004d8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004dc:	d025      	beq.n	40052a <pio_configure_pin_group+0x6e>
  4004de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004e2:	d150      	bne.n	400586 <pio_configure_pin_group+0xca>
  4004e4:	e009      	b.n	4004fa <pio_configure_pin_group+0x3e>
  4004e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004ea:	d03a      	beq.n	400562 <pio_configure_pin_group+0xa6>
  4004ec:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004f0:	d037      	beq.n	400562 <pio_configure_pin_group+0xa6>
  4004f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004f6:	d030      	beq.n	40055a <pio_configure_pin_group+0x9e>
  4004f8:	e045      	b.n	400586 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004fa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004fe:	462a      	mov	r2, r5
  400500:	4b22      	ldr	r3, [pc, #136]	; (40058c <pio_configure_pin_group+0xd0>)
  400502:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400504:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400508:	bf14      	ite	ne
  40050a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40050c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40050e:	2001      	movs	r0, #1
  400510:	e03a      	b.n	400588 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400512:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400516:	462a      	mov	r2, r5
  400518:	4b1c      	ldr	r3, [pc, #112]	; (40058c <pio_configure_pin_group+0xd0>)
  40051a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40051c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400520:	bf14      	ite	ne
  400522:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400524:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400526:	2001      	movs	r0, #1
  400528:	e02e      	b.n	400588 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40052a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40052e:	462a      	mov	r2, r5
  400530:	4b16      	ldr	r3, [pc, #88]	; (40058c <pio_configure_pin_group+0xd0>)
  400532:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400538:	bf14      	ite	ne
  40053a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40053c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40053e:	2001      	movs	r0, #1
  400540:	e022      	b.n	400588 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400542:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400546:	462a      	mov	r2, r5
  400548:	4b10      	ldr	r3, [pc, #64]	; (40058c <pio_configure_pin_group+0xd0>)
  40054a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40054c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400550:	bf14      	ite	ne
  400552:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400554:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400556:	2001      	movs	r0, #1
  400558:	e016      	b.n	400588 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40055a:	4b0d      	ldr	r3, [pc, #52]	; (400590 <pio_configure_pin_group+0xd4>)
  40055c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40055e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400560:	e012      	b.n	400588 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400562:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400566:	f004 0301 	and.w	r3, r4, #1
  40056a:	9300      	str	r3, [sp, #0]
  40056c:	4630      	mov	r0, r6
  40056e:	4629      	mov	r1, r5
  400570:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400574:	bf14      	ite	ne
  400576:	2200      	movne	r2, #0
  400578:	2201      	moveq	r2, #1
  40057a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40057e:	4c05      	ldr	r4, [pc, #20]	; (400594 <pio_configure_pin_group+0xd8>)
  400580:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400582:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400584:	e000      	b.n	400588 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400586:	2000      	movs	r0, #0
	}

	return 1;
}
  400588:	b002      	add	sp, #8
  40058a:	bd70      	pop	{r4, r5, r6, pc}
  40058c:	00400281 	.word	0x00400281
  400590:	00400315 	.word	0x00400315
  400594:	00400349 	.word	0x00400349

00400598 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40059c:	4681      	mov	r9, r0
  40059e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4005a0:	4b12      	ldr	r3, [pc, #72]	; (4005ec <pio_handler_process+0x54>)
  4005a2:	4798      	blx	r3
  4005a4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4005a6:	4648      	mov	r0, r9
  4005a8:	4b11      	ldr	r3, [pc, #68]	; (4005f0 <pio_handler_process+0x58>)
  4005aa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4005ac:	4005      	ands	r5, r0
  4005ae:	d013      	beq.n	4005d8 <pio_handler_process+0x40>
  4005b0:	4c10      	ldr	r4, [pc, #64]	; (4005f4 <pio_handler_process+0x5c>)
  4005b2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4005b6:	6823      	ldr	r3, [r4, #0]
  4005b8:	4543      	cmp	r3, r8
  4005ba:	d108      	bne.n	4005ce <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005bc:	6861      	ldr	r1, [r4, #4]
  4005be:	4229      	tst	r1, r5
  4005c0:	d005      	beq.n	4005ce <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005c2:	68e3      	ldr	r3, [r4, #12]
  4005c4:	4640      	mov	r0, r8
  4005c6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005c8:	6863      	ldr	r3, [r4, #4]
  4005ca:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005ce:	42b4      	cmp	r4, r6
  4005d0:	d002      	beq.n	4005d8 <pio_handler_process+0x40>
  4005d2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005d4:	2d00      	cmp	r5, #0
  4005d6:	d1ee      	bne.n	4005b6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005d8:	4b07      	ldr	r3, [pc, #28]	; (4005f8 <pio_handler_process+0x60>)
  4005da:	681b      	ldr	r3, [r3, #0]
  4005dc:	b123      	cbz	r3, 4005e8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005de:	4b07      	ldr	r3, [pc, #28]	; (4005fc <pio_handler_process+0x64>)
  4005e0:	681b      	ldr	r3, [r3, #0]
  4005e2:	b10b      	cbz	r3, 4005e8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005e4:	4648      	mov	r0, r9
  4005e6:	4798      	blx	r3
  4005e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005ec:	00400371 	.word	0x00400371
  4005f0:	00400375 	.word	0x00400375
  4005f4:	2000086c 	.word	0x2000086c
  4005f8:	2000092c 	.word	0x2000092c
  4005fc:	20000868 	.word	0x20000868

00400600 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400600:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400602:	4802      	ldr	r0, [pc, #8]	; (40060c <PIOA_Handler+0xc>)
  400604:	210b      	movs	r1, #11
  400606:	4b02      	ldr	r3, [pc, #8]	; (400610 <PIOA_Handler+0x10>)
  400608:	4798      	blx	r3
  40060a:	bd08      	pop	{r3, pc}
  40060c:	400e0e00 	.word	0x400e0e00
  400610:	00400599 	.word	0x00400599

00400614 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400614:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400616:	4802      	ldr	r0, [pc, #8]	; (400620 <PIOB_Handler+0xc>)
  400618:	210c      	movs	r1, #12
  40061a:	4b02      	ldr	r3, [pc, #8]	; (400624 <PIOB_Handler+0x10>)
  40061c:	4798      	blx	r3
  40061e:	bd08      	pop	{r3, pc}
  400620:	400e1000 	.word	0x400e1000
  400624:	00400599 	.word	0x00400599

00400628 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400628:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40062a:	4802      	ldr	r0, [pc, #8]	; (400634 <PIOC_Handler+0xc>)
  40062c:	210d      	movs	r1, #13
  40062e:	4b02      	ldr	r3, [pc, #8]	; (400638 <PIOC_Handler+0x10>)
  400630:	4798      	blx	r3
  400632:	bd08      	pop	{r3, pc}
  400634:	400e1200 	.word	0x400e1200
  400638:	00400599 	.word	0x00400599

0040063c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40063c:	4a18      	ldr	r2, [pc, #96]	; (4006a0 <pmc_switch_mck_to_pllack+0x64>)
  40063e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400644:	4318      	orrs	r0, r3
  400646:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400648:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40064a:	f013 0f08 	tst.w	r3, #8
  40064e:	d003      	beq.n	400658 <pmc_switch_mck_to_pllack+0x1c>
  400650:	e009      	b.n	400666 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400652:	3b01      	subs	r3, #1
  400654:	d103      	bne.n	40065e <pmc_switch_mck_to_pllack+0x22>
  400656:	e01e      	b.n	400696 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400658:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40065c:	4910      	ldr	r1, [pc, #64]	; (4006a0 <pmc_switch_mck_to_pllack+0x64>)
  40065e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400660:	f012 0f08 	tst.w	r2, #8
  400664:	d0f5      	beq.n	400652 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400666:	4a0e      	ldr	r2, [pc, #56]	; (4006a0 <pmc_switch_mck_to_pllack+0x64>)
  400668:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40066a:	f023 0303 	bic.w	r3, r3, #3
  40066e:	f043 0302 	orr.w	r3, r3, #2
  400672:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400674:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400676:	f010 0008 	ands.w	r0, r0, #8
  40067a:	d004      	beq.n	400686 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40067c:	2000      	movs	r0, #0
  40067e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400680:	3b01      	subs	r3, #1
  400682:	d103      	bne.n	40068c <pmc_switch_mck_to_pllack+0x50>
  400684:	e009      	b.n	40069a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400686:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40068a:	4905      	ldr	r1, [pc, #20]	; (4006a0 <pmc_switch_mck_to_pllack+0x64>)
  40068c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40068e:	f012 0f08 	tst.w	r2, #8
  400692:	d0f5      	beq.n	400680 <pmc_switch_mck_to_pllack+0x44>
  400694:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400696:	2001      	movs	r0, #1
  400698:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40069a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40069c:	4770      	bx	lr
  40069e:	bf00      	nop
  4006a0:	400e0400 	.word	0x400e0400

004006a4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4006a4:	b138      	cbz	r0, 4006b6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a6:	4911      	ldr	r1, [pc, #68]	; (4006ec <pmc_switch_mainck_to_xtal+0x48>)
  4006a8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4006aa:	4a11      	ldr	r2, [pc, #68]	; (4006f0 <pmc_switch_mainck_to_xtal+0x4c>)
  4006ac:	401a      	ands	r2, r3
  4006ae:	4b11      	ldr	r3, [pc, #68]	; (4006f4 <pmc_switch_mainck_to_xtal+0x50>)
  4006b0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006b2:	620b      	str	r3, [r1, #32]
  4006b4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006b6:	4a0d      	ldr	r2, [pc, #52]	; (4006ec <pmc_switch_mainck_to_xtal+0x48>)
  4006b8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006ba:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006be:	f023 0303 	bic.w	r3, r3, #3
  4006c2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006c6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006ca:	0209      	lsls	r1, r1, #8
  4006cc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006ce:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006d0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006d2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006d4:	f013 0f01 	tst.w	r3, #1
  4006d8:	d0fb      	beq.n	4006d2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006da:	4a04      	ldr	r2, [pc, #16]	; (4006ec <pmc_switch_mainck_to_xtal+0x48>)
  4006dc:	6a13      	ldr	r3, [r2, #32]
  4006de:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006e6:	6213      	str	r3, [r2, #32]
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0400 	.word	0x400e0400
  4006f0:	fec8fffc 	.word	0xfec8fffc
  4006f4:	01370002 	.word	0x01370002

004006f8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006f8:	4b02      	ldr	r3, [pc, #8]	; (400704 <pmc_osc_is_ready_mainck+0xc>)
  4006fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006fc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	400e0400 	.word	0x400e0400

00400708 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400708:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40070c:	4b01      	ldr	r3, [pc, #4]	; (400714 <pmc_disable_pllack+0xc>)
  40070e:	629a      	str	r2, [r3, #40]	; 0x28
  400710:	4770      	bx	lr
  400712:	bf00      	nop
  400714:	400e0400 	.word	0x400e0400

00400718 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400718:	4b02      	ldr	r3, [pc, #8]	; (400724 <pmc_is_locked_pllack+0xc>)
  40071a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40071c:	f000 0002 	and.w	r0, r0, #2
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	400e0400 	.word	0x400e0400

00400728 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400728:	2200      	movs	r2, #0
  40072a:	4b01      	ldr	r3, [pc, #4]	; (400730 <pmc_disable_pllbck+0x8>)
  40072c:	62da      	str	r2, [r3, #44]	; 0x2c
  40072e:	4770      	bx	lr
  400730:	400e0400 	.word	0x400e0400

00400734 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400734:	2822      	cmp	r0, #34	; 0x22
  400736:	d81e      	bhi.n	400776 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400738:	281f      	cmp	r0, #31
  40073a:	d80c      	bhi.n	400756 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40073c:	4b11      	ldr	r3, [pc, #68]	; (400784 <pmc_enable_periph_clk+0x50>)
  40073e:	699a      	ldr	r2, [r3, #24]
  400740:	2301      	movs	r3, #1
  400742:	4083      	lsls	r3, r0
  400744:	401a      	ands	r2, r3
  400746:	4293      	cmp	r3, r2
  400748:	d017      	beq.n	40077a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40074a:	2301      	movs	r3, #1
  40074c:	4083      	lsls	r3, r0
  40074e:	4a0d      	ldr	r2, [pc, #52]	; (400784 <pmc_enable_periph_clk+0x50>)
  400750:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400752:	2000      	movs	r0, #0
  400754:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400756:	4b0b      	ldr	r3, [pc, #44]	; (400784 <pmc_enable_periph_clk+0x50>)
  400758:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40075c:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40075e:	2301      	movs	r3, #1
  400760:	4083      	lsls	r3, r0
  400762:	401a      	ands	r2, r3
  400764:	4293      	cmp	r3, r2
  400766:	d00a      	beq.n	40077e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400768:	2301      	movs	r3, #1
  40076a:	4083      	lsls	r3, r0
  40076c:	4a05      	ldr	r2, [pc, #20]	; (400784 <pmc_enable_periph_clk+0x50>)
  40076e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400772:	2000      	movs	r0, #0
  400774:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400776:	2001      	movs	r0, #1
  400778:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40077a:	2000      	movs	r0, #0
  40077c:	4770      	bx	lr
  40077e:	2000      	movs	r0, #0
}
  400780:	4770      	bx	lr
  400782:	bf00      	nop
  400784:	400e0400 	.word	0x400e0400

00400788 <pmc_set_flash_in_wait_mode>:
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
	ul_flash_in_wait_mode = ul_flash_state;
  400788:	4b01      	ldr	r3, [pc, #4]	; (400790 <pmc_set_flash_in_wait_mode+0x8>)
  40078a:	6018      	str	r0, [r3, #0]
  40078c:	4770      	bx	lr
  40078e:	bf00      	nop
  400790:	20000004 	.word	0x20000004

00400794 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400794:	4a11      	ldr	r2, [pc, #68]	; (4007dc <pmc_enable_waitmode+0x48>)
  400796:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400798:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
	i |= ul_flash_in_wait_mode;
  40079c:	4b10      	ldr	r3, [pc, #64]	; (4007e0 <pmc_enable_waitmode+0x4c>)
  40079e:	681b      	ldr	r3, [r3, #0]
  4007a0:	430b      	orrs	r3, r1
	PMC->PMC_FSMR = i;
  4007a2:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4007a4:	6a13      	ldr	r3, [r2, #32]
  4007a6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007aa:	f043 0304 	orr.w	r3, r3, #4
  4007ae:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4007b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007b2:	f013 0f08 	tst.w	r3, #8
  4007b6:	d0fb      	beq.n	4007b0 <pmc_enable_waitmode+0x1c>
  4007b8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4007bc:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4007be:	3b01      	subs	r3, #1
  4007c0:	d1fc      	bne.n	4007bc <pmc_enable_waitmode+0x28>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4007c2:	4a06      	ldr	r2, [pc, #24]	; (4007dc <pmc_enable_waitmode+0x48>)
  4007c4:	6a13      	ldr	r3, [r2, #32]
  4007c6:	f013 0f08 	tst.w	r3, #8
  4007ca:	d0fb      	beq.n	4007c4 <pmc_enable_waitmode+0x30>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4007cc:	4a03      	ldr	r2, [pc, #12]	; (4007dc <pmc_enable_waitmode+0x48>)
  4007ce:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4007d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4007d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4007d8:	6713      	str	r3, [r2, #112]	; 0x70
  4007da:	4770      	bx	lr
  4007dc:	400e0400 	.word	0x400e0400
  4007e0:	20000004 	.word	0x20000004

004007e4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4007e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
  4007e8:	1e43      	subs	r3, r0, #1
  4007ea:	2b04      	cmp	r3, #4
  4007ec:	f200 8134 	bhi.w	400a58 <pmc_sleep+0x274>
  4007f0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4007f4:	00050005 	.word	0x00050005
  4007f8:	00130013 	.word	0x00130013
  4007fc:	0123      	.short	0x0123
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4007fe:	4a97      	ldr	r2, [pc, #604]	; (400a5c <pmc_sleep+0x278>)
  400800:	6913      	ldr	r3, [r2, #16]
  400802:	f023 0304 	bic.w	r3, r3, #4
  400806:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400808:	2201      	movs	r2, #1
  40080a:	4b95      	ldr	r3, [pc, #596]	; (400a60 <pmc_sleep+0x27c>)
  40080c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40080e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400812:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400814:	bf30      	wfi
  400816:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40081a:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40081c:	2803      	cmp	r0, #3
  40081e:	bf0c      	ite	eq
  400820:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400822:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400826:	4b8f      	ldr	r3, [pc, #572]	; (400a64 <pmc_sleep+0x280>)
  400828:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40082a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40082c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400830:	2200      	movs	r2, #0
  400832:	4b8b      	ldr	r3, [pc, #556]	; (400a60 <pmc_sleep+0x27c>)
  400834:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400836:	2201      	movs	r2, #1
  400838:	4b8b      	ldr	r3, [pc, #556]	; (400a68 <pmc_sleep+0x284>)
  40083a:	701a      	strb	r2, [r3, #0]
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  40083c:	4b8b      	ldr	r3, [pc, #556]	; (400a6c <pmc_sleep+0x288>)
  40083e:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400842:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400844:	4a8a      	ldr	r2, [pc, #552]	; (400a70 <pmc_sleep+0x28c>)
  400846:	f8d2 a000 	ldr.w	sl, [r2]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  40084a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40084e:	f8d2 9000 	ldr.w	r9, [r2]

	if (p_osc_setting) {
		*p_osc_setting = mor;
	}
	if (p_pll0_setting) {
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400852:	6a9f      	ldr	r7, [r3, #40]	; 0x28
	}
	if (p_pll1_setting) {
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  400854:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400858:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
  40085c:	f042 0208 	orr.w	r2, r2, #8
  400860:	621a      	str	r2, [r3, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400862:	f005 0603 	and.w	r6, r5, #3
  400866:	2e01      	cmp	r6, #1
  400868:	d90a      	bls.n	400880 <pmc_sleep+0x9c>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40086a:	f025 0103 	bic.w	r1, r5, #3
  40086e:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400872:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400874:	461a      	mov	r2, r3
  400876:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400878:	f013 0f08 	tst.w	r3, #8
  40087c:	d0fb      	beq.n	400876 <pmc_sleep+0x92>
  40087e:	e000      	b.n	400882 <pmc_sleep+0x9e>
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
	uint32_t mckr = PMC->PMC_MCKR;
  400880:	4629      	mov	r1, r5
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		PMC->PMC_MCKR = mckr;
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  400882:	f011 0f70 	tst.w	r1, #112	; 0x70
  400886:	d008      	beq.n	40089a <pmc_sleep+0xb6>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400888:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40088c:	4b77      	ldr	r3, [pc, #476]	; (400a6c <pmc_sleep+0x288>)
  40088e:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400890:	461a      	mov	r2, r3
  400892:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400894:	f013 0f08 	tst.w	r3, #8
  400898:	d0fb      	beq.n	400892 <pmc_sleep+0xae>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  40089a:	4b76      	ldr	r3, [pc, #472]	; (400a74 <pmc_sleep+0x290>)
  40089c:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  40089e:	4b76      	ldr	r3, [pc, #472]	; (400a78 <pmc_sleep+0x294>)
  4008a0:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4008a2:	4a72      	ldr	r2, [pc, #456]	; (400a6c <pmc_sleep+0x288>)
  4008a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008a6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4008aa:	d0fb      	beq.n	4008a4 <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4008ac:	4a6f      	ldr	r2, [pc, #444]	; (400a6c <pmc_sleep+0x288>)
  4008ae:	6a13      	ldr	r3, [r2, #32]
  4008b0:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4008b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4008b8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4008bc:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4008be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008c0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4008c4:	d0fb      	beq.n	4008be <pmc_sleep+0xda>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4008c6:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
  4008ca:	4a69      	ldr	r2, [pc, #420]	; (400a70 <pmc_sleep+0x28c>)
  4008cc:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  4008ce:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
  4008d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4008d6:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  4008d8:	2c04      	cmp	r4, #4
  4008da:	d109      	bne.n	4008f0 <pmc_sleep+0x10c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008dc:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
  4008e0:	6a13      	ldr	r3, [r2, #32]
  4008e2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4008e6:	f023 0301 	bic.w	r3, r3, #1
  4008ea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4008ee:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4008f0:	4c5b      	ldr	r4, [pc, #364]	; (400a60 <pmc_sleep+0x27c>)
  4008f2:	2301      	movs	r3, #1
  4008f4:	7023      	strb	r3, [r4, #0]
  4008f6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4008fa:	b662      	cpsie	i

		pmc_enable_waitmode();
  4008fc:	4b5f      	ldr	r3, [pc, #380]	; (400a7c <pmc_sleep+0x298>)
  4008fe:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400900:	b672      	cpsid	i
  400902:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400906:	2300      	movs	r3, #0
  400908:	7023      	strb	r3, [r4, #0]
{
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40090a:	f018 0f02 	tst.w	r8, #2
  40090e:	d00f      	beq.n	400930 <pmc_sleep+0x14c>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400910:	4a56      	ldr	r2, [pc, #344]	; (400a6c <pmc_sleep+0x288>)
  400912:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400914:	495a      	ldr	r1, [pc, #360]	; (400a80 <pmc_sleep+0x29c>)
  400916:	4019      	ands	r1, r3
  400918:	4b5a      	ldr	r3, [pc, #360]	; (400a84 <pmc_sleep+0x2a0>)
  40091a:	430b      	orrs	r3, r1
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40091c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40091e:	6a13      	ldr	r3, [r2, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  400920:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400924:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  400928:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40092c:	6213      	str	r3, [r2, #32]
  40092e:	e02f      	b.n	400990 <pmc_sleep+0x1ac>
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400930:	f018 0f01 	tst.w	r8, #1
  400934:	d02c      	beq.n	400990 <pmc_sleep+0x1ac>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400936:	4b4d      	ldr	r3, [pc, #308]	; (400a6c <pmc_sleep+0x288>)
  400938:	6a1b      	ldr	r3, [r3, #32]
  40093a:	f013 0f01 	tst.w	r3, #1
  40093e:	d10e      	bne.n	40095e <pmc_sleep+0x17a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400940:	4a4a      	ldr	r2, [pc, #296]	; (400a6c <pmc_sleep+0x288>)
  400942:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400944:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400948:	f023 0303 	bic.w	r3, r3, #3
  40094c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400950:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400954:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400956:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400958:	f013 0f01 	tst.w	r3, #1
  40095c:	d0fb      	beq.n	400956 <pmc_sleep+0x172>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40095e:	4b43      	ldr	r3, [pc, #268]	; (400a6c <pmc_sleep+0x288>)
  400960:	6a1b      	ldr	r3, [r3, #32]
  400962:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400966:	d10a      	bne.n	40097e <pmc_sleep+0x19a>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400968:	4a40      	ldr	r2, [pc, #256]	; (400a6c <pmc_sleep+0x288>)
  40096a:	6a13      	ldr	r3, [r2, #32]
  40096c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400974:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400976:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400978:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40097c:	d0fb      	beq.n	400976 <pmc_sleep+0x192>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40097e:	4a3b      	ldr	r2, [pc, #236]	; (400a6c <pmc_sleep+0x288>)
  400980:	6a13      	ldr	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  400982:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400986:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  40098a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40098e:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400990:	4b3d      	ldr	r3, [pc, #244]	; (400a88 <pmc_sleep+0x2a4>)
  400992:	403b      	ands	r3, r7
  400994:	b12b      	cbz	r3, 4009a2 <pmc_sleep+0x1be>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400996:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
  40099a:	4b34      	ldr	r3, [pc, #208]	; (400a6c <pmc_sleep+0x288>)
  40099c:	629f      	str	r7, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  40099e:	2202      	movs	r2, #2
  4009a0:	e000      	b.n	4009a4 <pmc_sleep+0x1c0>
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  4009a2:	2200      	movs	r2, #0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
#endif
		pll_sr |= PMC_SR_LOCKA;
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  4009a4:	4b38      	ldr	r3, [pc, #224]	; (400a88 <pmc_sleep+0x2a4>)
  4009a6:	ea0b 0303 	and.w	r3, fp, r3
  4009aa:	b123      	cbz	r3, 4009b6 <pmc_sleep+0x1d2>
		PMC->CKGR_PLLBR = pll1_setting;
  4009ac:	4b2f      	ldr	r3, [pc, #188]	; (400a6c <pmc_sleep+0x288>)
  4009ae:	f8c3 b02c 	str.w	fp, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  4009b2:	f042 0204 	orr.w	r2, r2, #4
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4009b6:	2e02      	cmp	r6, #2
  4009b8:	d002      	beq.n	4009c0 <pmc_sleep+0x1dc>
  4009ba:	2e03      	cmp	r6, #3
  4009bc:	d006      	beq.n	4009cc <pmc_sleep+0x1e8>
  4009be:	e00a      	b.n	4009d6 <pmc_sleep+0x1f2>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4009c0:	492a      	ldr	r1, [pc, #168]	; (400a6c <pmc_sleep+0x288>)
  4009c2:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4009c4:	f013 0f02 	tst.w	r3, #2
  4009c8:	d0fb      	beq.n	4009c2 <pmc_sleep+0x1de>
  4009ca:	e004      	b.n	4009d6 <pmc_sleep+0x1f2>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  4009cc:	4927      	ldr	r1, [pc, #156]	; (400a6c <pmc_sleep+0x288>)
  4009ce:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4009d0:	f013 0f04 	tst.w	r3, #4
  4009d4:	d0fb      	beq.n	4009ce <pmc_sleep+0x1ea>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  4009d6:	4825      	ldr	r0, [pc, #148]	; (400a6c <pmc_sleep+0x288>)
  4009d8:	6b01      	ldr	r1, [r0, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4009da:	f005 0370 	and.w	r3, r5, #112	; 0x70

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4009de:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4009e2:	430b      	orrs	r3, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4009e4:	6303      	str	r3, [r0, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4009e6:	4601      	mov	r1, r0
  4009e8:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4009ea:	f013 0f08 	tst.w	r3, #8
  4009ee:	d0fb      	beq.n	4009e8 <pmc_sleep+0x204>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  4009f0:	4b1f      	ldr	r3, [pc, #124]	; (400a70 <pmc_sleep+0x28c>)
  4009f2:	f8c3 a000 	str.w	sl, [r3]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  4009f6:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4009fa:	f8c3 9000 	str.w	r9, [r3]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  4009fe:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  400a02:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a04:	4619      	mov	r1, r3
  400a06:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400a08:	f013 0f08 	tst.w	r3, #8
  400a0c:	d0fb      	beq.n	400a06 <pmc_sleep+0x222>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  400a0e:	4917      	ldr	r1, [pc, #92]	; (400a6c <pmc_sleep+0x288>)
  400a10:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400a12:	421a      	tst	r2, r3
  400a14:	d0fc      	beq.n	400a10 <pmc_sleep+0x22c>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400a16:	2200      	movs	r2, #0
  400a18:	4b13      	ldr	r3, [pc, #76]	; (400a68 <pmc_sleep+0x284>)
  400a1a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400a1c:	4b1b      	ldr	r3, [pc, #108]	; (400a8c <pmc_sleep+0x2a8>)
  400a1e:	681b      	ldr	r3, [r3, #0]
  400a20:	b11b      	cbz	r3, 400a2a <pmc_sleep+0x246>
			callback_clocks_restored();
  400a22:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400a24:	2200      	movs	r2, #0
  400a26:	4b19      	ldr	r3, [pc, #100]	; (400a8c <pmc_sleep+0x2a8>)
  400a28:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400a2a:	2201      	movs	r2, #1
  400a2c:	4b0c      	ldr	r3, [pc, #48]	; (400a60 <pmc_sleep+0x27c>)
  400a2e:	701a      	strb	r2, [r3, #0]
  400a30:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400a34:	b662      	cpsie	i
  400a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400a3a:	4a08      	ldr	r2, [pc, #32]	; (400a5c <pmc_sleep+0x278>)
  400a3c:	6913      	ldr	r3, [r2, #16]
  400a3e:	f043 0304 	orr.w	r3, r3, #4
  400a42:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400a44:	4a12      	ldr	r2, [pc, #72]	; (400a90 <pmc_sleep+0x2ac>)
  400a46:	4b13      	ldr	r3, [pc, #76]	; (400a94 <pmc_sleep+0x2b0>)
  400a48:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400a4a:	2201      	movs	r2, #1
  400a4c:	4b04      	ldr	r3, [pc, #16]	; (400a60 <pmc_sleep+0x27c>)
  400a4e:	701a      	strb	r2, [r3, #0]
  400a50:	f3bf 8f5f 	dmb	sy
  400a54:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400a56:	bf30      	wfi
  400a58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a5c:	e000ed00 	.word	0xe000ed00
  400a60:	20000000 	.word	0x20000000
  400a64:	00400789 	.word	0x00400789
  400a68:	200008e0 	.word	0x200008e0
  400a6c:	400e0400 	.word	0x400e0400
  400a70:	400e0a00 	.word	0x400e0a00
  400a74:	00400709 	.word	0x00400709
  400a78:	00400729 	.word	0x00400729
  400a7c:	00400795 	.word	0x00400795
  400a80:	fec8fffc 	.word	0xfec8fffc
  400a84:	01370002 	.word	0x01370002
  400a88:	07ff0000 	.word	0x07ff0000
  400a8c:	200008dc 	.word	0x200008dc
  400a90:	a5000004 	.word	0xa5000004
  400a94:	400e1410 	.word	0x400e1410

00400a98 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a98:	b410      	push	{r4}
  400a9a:	0189      	lsls	r1, r1, #6
  400a9c:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a9e:	2402      	movs	r4, #2
  400aa0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400aa2:	f04f 31ff 	mov.w	r1, #4294967295
  400aa6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400aa8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400aaa:	605a      	str	r2, [r3, #4]
}
  400aac:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ab0:	4770      	bx	lr
  400ab2:	bf00      	nop

00400ab4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400ab4:	0189      	lsls	r1, r1, #6
  400ab6:	2305      	movs	r3, #5
  400ab8:	5043      	str	r3, [r0, r1]
  400aba:	4770      	bx	lr

00400abc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400abc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ac0:	61ca      	str	r2, [r1, #28]
  400ac2:	4770      	bx	lr

00400ac4 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400ac4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ac8:	624a      	str	r2, [r1, #36]	; 0x24
  400aca:	4770      	bx	lr

00400acc <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  400acc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ad0:	6a08      	ldr	r0, [r1, #32]
}
  400ad2:	4770      	bx	lr

00400ad4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400ad4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400ad6:	23ac      	movs	r3, #172	; 0xac
  400ad8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400ada:	680b      	ldr	r3, [r1, #0]
  400adc:	684a      	ldr	r2, [r1, #4]
  400ade:	fbb3 f3f2 	udiv	r3, r3, r2
  400ae2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400ae4:	1e5c      	subs	r4, r3, #1
  400ae6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400aea:	4294      	cmp	r4, r2
  400aec:	d80a      	bhi.n	400b04 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400aee:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400af0:	688b      	ldr	r3, [r1, #8]
  400af2:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400af4:	f240 2302 	movw	r3, #514	; 0x202
  400af8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400afc:	2350      	movs	r3, #80	; 0x50
  400afe:	6003      	str	r3, [r0, #0]

	return 0;
  400b00:	2000      	movs	r0, #0
  400b02:	e000      	b.n	400b06 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400b04:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400b06:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b0a:	4770      	bx	lr

00400b0c <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400b0c:	6081      	str	r1, [r0, #8]
  400b0e:	4770      	bx	lr

00400b10 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400b10:	6943      	ldr	r3, [r0, #20]
  400b12:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400b16:	bf1a      	itte	ne
  400b18:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b1a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400b1c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400b1e:	4770      	bx	lr

00400b20 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400b20:	6943      	ldr	r3, [r0, #20]
  400b22:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400b26:	bf1d      	ittte	ne
  400b28:	6983      	ldrne	r3, [r0, #24]
  400b2a:	700b      	strbne	r3, [r1, #0]
	return 0;
  400b2c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400b2e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400b30:	4770      	bx	lr
  400b32:	bf00      	nop

00400b34 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b34:	6943      	ldr	r3, [r0, #20]
  400b36:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b3a:	bf1d      	ittte	ne
  400b3c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b40:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b42:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400b44:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400b46:	4770      	bx	lr

00400b48 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b48:	6943      	ldr	r3, [r0, #20]
  400b4a:	f013 0f01 	tst.w	r3, #1
  400b4e:	d005      	beq.n	400b5c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b50:	6983      	ldr	r3, [r0, #24]
  400b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b56:	600b      	str	r3, [r1, #0]

	return 0;
  400b58:	2000      	movs	r0, #0
  400b5a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400b5c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400b5e:	4770      	bx	lr

00400b60 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400b60:	e7fe      	b.n	400b60 <Dummy_Handler>
  400b62:	bf00      	nop

00400b64 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400b64:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400b66:	4b20      	ldr	r3, [pc, #128]	; (400be8 <Reset_Handler+0x84>)
  400b68:	4a20      	ldr	r2, [pc, #128]	; (400bec <Reset_Handler+0x88>)
  400b6a:	429a      	cmp	r2, r3
  400b6c:	d913      	bls.n	400b96 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400b6e:	4b20      	ldr	r3, [pc, #128]	; (400bf0 <Reset_Handler+0x8c>)
  400b70:	4a1d      	ldr	r2, [pc, #116]	; (400be8 <Reset_Handler+0x84>)
  400b72:	429a      	cmp	r2, r3
  400b74:	d21f      	bcs.n	400bb6 <Reset_Handler+0x52>
  400b76:	4611      	mov	r1, r2
  400b78:	3204      	adds	r2, #4
  400b7a:	3303      	adds	r3, #3
  400b7c:	1a9b      	subs	r3, r3, r2
  400b7e:	f023 0303 	bic.w	r3, r3, #3
  400b82:	3304      	adds	r3, #4
  400b84:	4a19      	ldr	r2, [pc, #100]	; (400bec <Reset_Handler+0x88>)
  400b86:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400b88:	f852 0b04 	ldr.w	r0, [r2], #4
  400b8c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400b90:	429a      	cmp	r2, r3
  400b92:	d1f9      	bne.n	400b88 <Reset_Handler+0x24>
  400b94:	e00f      	b.n	400bb6 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400b96:	4b14      	ldr	r3, [pc, #80]	; (400be8 <Reset_Handler+0x84>)
  400b98:	4a14      	ldr	r2, [pc, #80]	; (400bec <Reset_Handler+0x88>)
  400b9a:	429a      	cmp	r2, r3
  400b9c:	d20b      	bcs.n	400bb6 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400b9e:	4b14      	ldr	r3, [pc, #80]	; (400bf0 <Reset_Handler+0x8c>)
  400ba0:	4a11      	ldr	r2, [pc, #68]	; (400be8 <Reset_Handler+0x84>)
  400ba2:	1a9a      	subs	r2, r3, r2
  400ba4:	4813      	ldr	r0, [pc, #76]	; (400bf4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400ba6:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400ba8:	b12a      	cbz	r2, 400bb6 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400baa:	f851 2904 	ldr.w	r2, [r1], #-4
  400bae:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400bb2:	4281      	cmp	r1, r0
  400bb4:	d1f9      	bne.n	400baa <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400bb6:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400bb8:	4b0f      	ldr	r3, [pc, #60]	; (400bf8 <Reset_Handler+0x94>)
  400bba:	4a10      	ldr	r2, [pc, #64]	; (400bfc <Reset_Handler+0x98>)
  400bbc:	429a      	cmp	r2, r3
  400bbe:	d20b      	bcs.n	400bd8 <Reset_Handler+0x74>
  400bc0:	1d13      	adds	r3, r2, #4
  400bc2:	4a0f      	ldr	r2, [pc, #60]	; (400c00 <Reset_Handler+0x9c>)
  400bc4:	1ad2      	subs	r2, r2, r3
  400bc6:	f022 0203 	bic.w	r2, r2, #3
  400bca:	441a      	add	r2, r3
  400bcc:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400bce:	2100      	movs	r1, #0
  400bd0:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400bd4:	4293      	cmp	r3, r2
  400bd6:	d1fb      	bne.n	400bd0 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400bd8:	4b0a      	ldr	r3, [pc, #40]	; (400c04 <Reset_Handler+0xa0>)
  400bda:	4a0b      	ldr	r2, [pc, #44]	; (400c08 <Reset_Handler+0xa4>)
  400bdc:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400bde:	4b0b      	ldr	r3, [pc, #44]	; (400c0c <Reset_Handler+0xa8>)
  400be0:	4798      	blx	r3

	/* Branch to main function */
	main();
  400be2:	4b0b      	ldr	r3, [pc, #44]	; (400c10 <Reset_Handler+0xac>)
  400be4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400be6:	e7fe      	b.n	400be6 <Reset_Handler+0x82>
  400be8:	20000000 	.word	0x20000000
  400bec:	00403148 	.word	0x00403148
  400bf0:	2000084c 	.word	0x2000084c
  400bf4:	00403144 	.word	0x00403144
  400bf8:	20000954 	.word	0x20000954
  400bfc:	2000084c 	.word	0x2000084c
  400c00:	20000957 	.word	0x20000957
  400c04:	e000ed00 	.word	0xe000ed00
  400c08:	00400000 	.word	0x00400000
  400c0c:	004011f9 	.word	0x004011f9
  400c10:	00401121 	.word	0x00401121

00400c14 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400c14:	4b3d      	ldr	r3, [pc, #244]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c18:	f003 0303 	and.w	r3, r3, #3
  400c1c:	2b03      	cmp	r3, #3
  400c1e:	d85d      	bhi.n	400cdc <SystemCoreClockUpdate+0xc8>
  400c20:	e8df f003 	tbb	[pc, r3]
  400c24:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400c28:	4b39      	ldr	r3, [pc, #228]	; (400d10 <SystemCoreClockUpdate+0xfc>)
  400c2a:	695b      	ldr	r3, [r3, #20]
  400c2c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c30:	bf14      	ite	ne
  400c32:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400c36:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400c3a:	4b36      	ldr	r3, [pc, #216]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c3c:	601a      	str	r2, [r3, #0]
  400c3e:	e04d      	b.n	400cdc <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400c40:	4b32      	ldr	r3, [pc, #200]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c42:	6a1b      	ldr	r3, [r3, #32]
  400c44:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c48:	d003      	beq.n	400c52 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400c4a:	4a33      	ldr	r2, [pc, #204]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400c4c:	4b31      	ldr	r3, [pc, #196]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c4e:	601a      	str	r2, [r3, #0]
  400c50:	e044      	b.n	400cdc <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c52:	4a32      	ldr	r2, [pc, #200]	; (400d1c <SystemCoreClockUpdate+0x108>)
  400c54:	4b2f      	ldr	r3, [pc, #188]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c56:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400c58:	4b2c      	ldr	r3, [pc, #176]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c5a:	6a1b      	ldr	r3, [r3, #32]
  400c5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c60:	2b10      	cmp	r3, #16
  400c62:	d002      	beq.n	400c6a <SystemCoreClockUpdate+0x56>
  400c64:	2b20      	cmp	r3, #32
  400c66:	d004      	beq.n	400c72 <SystemCoreClockUpdate+0x5e>
  400c68:	e038      	b.n	400cdc <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400c6a:	4a2d      	ldr	r2, [pc, #180]	; (400d20 <SystemCoreClockUpdate+0x10c>)
  400c6c:	4b29      	ldr	r3, [pc, #164]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c6e:	601a      	str	r2, [r3, #0]
			break;
  400c70:	e034      	b.n	400cdc <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400c72:	4a29      	ldr	r2, [pc, #164]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400c74:	4b27      	ldr	r3, [pc, #156]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c76:	601a      	str	r2, [r3, #0]
			break;
  400c78:	e030      	b.n	400cdc <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400c7a:	4b24      	ldr	r3, [pc, #144]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c7c:	6a1b      	ldr	r3, [r3, #32]
  400c7e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c82:	d003      	beq.n	400c8c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400c84:	4a24      	ldr	r2, [pc, #144]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400c86:	4b23      	ldr	r3, [pc, #140]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c88:	601a      	str	r2, [r3, #0]
  400c8a:	e012      	b.n	400cb2 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c8c:	4a23      	ldr	r2, [pc, #140]	; (400d1c <SystemCoreClockUpdate+0x108>)
  400c8e:	4b21      	ldr	r3, [pc, #132]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400c90:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400c92:	4b1e      	ldr	r3, [pc, #120]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400c94:	6a1b      	ldr	r3, [r3, #32]
  400c96:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c9a:	2b10      	cmp	r3, #16
  400c9c:	d002      	beq.n	400ca4 <SystemCoreClockUpdate+0x90>
  400c9e:	2b20      	cmp	r3, #32
  400ca0:	d004      	beq.n	400cac <SystemCoreClockUpdate+0x98>
  400ca2:	e006      	b.n	400cb2 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400ca4:	4a1e      	ldr	r2, [pc, #120]	; (400d20 <SystemCoreClockUpdate+0x10c>)
  400ca6:	4b1b      	ldr	r3, [pc, #108]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400ca8:	601a      	str	r2, [r3, #0]
					break;
  400caa:	e002      	b.n	400cb2 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400cac:	4a1a      	ldr	r2, [pc, #104]	; (400d18 <SystemCoreClockUpdate+0x104>)
  400cae:	4b19      	ldr	r3, [pc, #100]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400cb0:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400cb2:	4b16      	ldr	r3, [pc, #88]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cb6:	f003 0303 	and.w	r3, r3, #3
  400cba:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400cbc:	4a13      	ldr	r2, [pc, #76]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400cbe:	bf07      	ittee	eq
  400cc0:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400cc2:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400cc4:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400cc6:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400cc8:	4812      	ldr	r0, [pc, #72]	; (400d14 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400cca:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400cce:	6803      	ldr	r3, [r0, #0]
  400cd0:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400cd4:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400cd6:	fbb3 f3f2 	udiv	r3, r3, r2
  400cda:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400cdc:	4b0b      	ldr	r3, [pc, #44]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ce0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ce4:	2b70      	cmp	r3, #112	; 0x70
  400ce6:	d107      	bne.n	400cf8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400ce8:	4a0a      	ldr	r2, [pc, #40]	; (400d14 <SystemCoreClockUpdate+0x100>)
  400cea:	6813      	ldr	r3, [r2, #0]
  400cec:	490d      	ldr	r1, [pc, #52]	; (400d24 <SystemCoreClockUpdate+0x110>)
  400cee:	fba1 1303 	umull	r1, r3, r1, r3
  400cf2:	085b      	lsrs	r3, r3, #1
  400cf4:	6013      	str	r3, [r2, #0]
  400cf6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400cf8:	4b04      	ldr	r3, [pc, #16]	; (400d0c <SystemCoreClockUpdate+0xf8>)
  400cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400cfc:	4905      	ldr	r1, [pc, #20]	; (400d14 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400cfe:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d02:	680b      	ldr	r3, [r1, #0]
  400d04:	40d3      	lsrs	r3, r2
  400d06:	600b      	str	r3, [r1, #0]
  400d08:	4770      	bx	lr
  400d0a:	bf00      	nop
  400d0c:	400e0400 	.word	0x400e0400
  400d10:	400e1410 	.word	0x400e1410
  400d14:	20000008 	.word	0x20000008
  400d18:	00b71b00 	.word	0x00b71b00
  400d1c:	003d0900 	.word	0x003d0900
  400d20:	007a1200 	.word	0x007a1200
  400d24:	aaaaaaab 	.word	0xaaaaaaab

00400d28 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400d28:	4b1a      	ldr	r3, [pc, #104]	; (400d94 <system_init_flash+0x6c>)
  400d2a:	4298      	cmp	r0, r3
  400d2c:	d807      	bhi.n	400d3e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d2e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400d32:	4a19      	ldr	r2, [pc, #100]	; (400d98 <system_init_flash+0x70>)
  400d34:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d36:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d3a:	6013      	str	r3, [r2, #0]
  400d3c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400d3e:	4b17      	ldr	r3, [pc, #92]	; (400d9c <system_init_flash+0x74>)
  400d40:	4298      	cmp	r0, r3
  400d42:	d806      	bhi.n	400d52 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d44:	4b16      	ldr	r3, [pc, #88]	; (400da0 <system_init_flash+0x78>)
  400d46:	4a14      	ldr	r2, [pc, #80]	; (400d98 <system_init_flash+0x70>)
  400d48:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d4a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d4e:	6013      	str	r3, [r2, #0]
  400d50:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400d52:	4b14      	ldr	r3, [pc, #80]	; (400da4 <system_init_flash+0x7c>)
  400d54:	4298      	cmp	r0, r3
  400d56:	d806      	bhi.n	400d66 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d58:	4b13      	ldr	r3, [pc, #76]	; (400da8 <system_init_flash+0x80>)
  400d5a:	4a0f      	ldr	r2, [pc, #60]	; (400d98 <system_init_flash+0x70>)
  400d5c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d5e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d62:	6013      	str	r3, [r2, #0]
  400d64:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400d66:	4b11      	ldr	r3, [pc, #68]	; (400dac <system_init_flash+0x84>)
  400d68:	4298      	cmp	r0, r3
  400d6a:	d806      	bhi.n	400d7a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400d6c:	4b10      	ldr	r3, [pc, #64]	; (400db0 <system_init_flash+0x88>)
  400d6e:	4a0a      	ldr	r2, [pc, #40]	; (400d98 <system_init_flash+0x70>)
  400d70:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400d72:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d76:	6013      	str	r3, [r2, #0]
  400d78:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400d7a:	4b0e      	ldr	r3, [pc, #56]	; (400db4 <system_init_flash+0x8c>)
  400d7c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400d7e:	bf94      	ite	ls
  400d80:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400d84:	4b0c      	ldrhi	r3, [pc, #48]	; (400db8 <system_init_flash+0x90>)
  400d86:	4a04      	ldr	r2, [pc, #16]	; (400d98 <system_init_flash+0x70>)
  400d88:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400d8a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d8e:	6013      	str	r3, [r2, #0]
  400d90:	4770      	bx	lr
  400d92:	bf00      	nop
  400d94:	01312cff 	.word	0x01312cff
  400d98:	400e0a00 	.word	0x400e0a00
  400d9c:	026259ff 	.word	0x026259ff
  400da0:	04000100 	.word	0x04000100
  400da4:	039386ff 	.word	0x039386ff
  400da8:	04000200 	.word	0x04000200
  400dac:	04c4b3ff 	.word	0x04c4b3ff
  400db0:	04000300 	.word	0x04000300
  400db4:	05f5e0ff 	.word	0x05f5e0ff
  400db8:	04000500 	.word	0x04000500

00400dbc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400dbc:	4b09      	ldr	r3, [pc, #36]	; (400de4 <_sbrk+0x28>)
  400dbe:	681b      	ldr	r3, [r3, #0]
  400dc0:	b913      	cbnz	r3, 400dc8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400dc2:	4a09      	ldr	r2, [pc, #36]	; (400de8 <_sbrk+0x2c>)
  400dc4:	4b07      	ldr	r3, [pc, #28]	; (400de4 <_sbrk+0x28>)
  400dc6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400dc8:	4b06      	ldr	r3, [pc, #24]	; (400de4 <_sbrk+0x28>)
  400dca:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400dcc:	181a      	adds	r2, r3, r0
  400dce:	4907      	ldr	r1, [pc, #28]	; (400dec <_sbrk+0x30>)
  400dd0:	4291      	cmp	r1, r2
  400dd2:	db04      	blt.n	400dde <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400dd4:	4610      	mov	r0, r2
  400dd6:	4a03      	ldr	r2, [pc, #12]	; (400de4 <_sbrk+0x28>)
  400dd8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400dda:	4618      	mov	r0, r3
  400ddc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400dde:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400de2:	4770      	bx	lr
  400de4:	200008e4 	.word	0x200008e4
  400de8:	20003958 	.word	0x20003958
  400dec:	20027ffc 	.word	0x20027ffc

00400df0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400df0:	f04f 30ff 	mov.w	r0, #4294967295
  400df4:	4770      	bx	lr
  400df6:	bf00      	nop

00400df8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400df8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400dfc:	604b      	str	r3, [r1, #4]

	return 0;
}
  400dfe:	2000      	movs	r0, #0
  400e00:	4770      	bx	lr
  400e02:	bf00      	nop

00400e04 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400e04:	2001      	movs	r0, #1
  400e06:	4770      	bx	lr

00400e08 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400e08:	2000      	movs	r0, #0
  400e0a:	4770      	bx	lr

00400e0c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e0e:	b083      	sub	sp, #12
  400e10:	4605      	mov	r5, r0
  400e12:	460c      	mov	r4, r1
	uint32_t val = 0;
  400e14:	2300      	movs	r3, #0
  400e16:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e18:	4b18      	ldr	r3, [pc, #96]	; (400e7c <usart_serial_getchar+0x70>)
  400e1a:	4298      	cmp	r0, r3
  400e1c:	d107      	bne.n	400e2e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400e1e:	461f      	mov	r7, r3
  400e20:	4e17      	ldr	r6, [pc, #92]	; (400e80 <usart_serial_getchar+0x74>)
  400e22:	4638      	mov	r0, r7
  400e24:	4621      	mov	r1, r4
  400e26:	47b0      	blx	r6
  400e28:	2800      	cmp	r0, #0
  400e2a:	d1fa      	bne.n	400e22 <usart_serial_getchar+0x16>
  400e2c:	e017      	b.n	400e5e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400e2e:	4b15      	ldr	r3, [pc, #84]	; (400e84 <usart_serial_getchar+0x78>)
  400e30:	4298      	cmp	r0, r3
  400e32:	d107      	bne.n	400e44 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400e34:	461e      	mov	r6, r3
  400e36:	4d12      	ldr	r5, [pc, #72]	; (400e80 <usart_serial_getchar+0x74>)
  400e38:	4630      	mov	r0, r6
  400e3a:	4621      	mov	r1, r4
  400e3c:	47a8      	blx	r5
  400e3e:	2800      	cmp	r0, #0
  400e40:	d1fa      	bne.n	400e38 <usart_serial_getchar+0x2c>
  400e42:	e018      	b.n	400e76 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400e44:	4b10      	ldr	r3, [pc, #64]	; (400e88 <usart_serial_getchar+0x7c>)
  400e46:	4298      	cmp	r0, r3
  400e48:	d109      	bne.n	400e5e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400e4a:	461e      	mov	r6, r3
  400e4c:	4d0f      	ldr	r5, [pc, #60]	; (400e8c <usart_serial_getchar+0x80>)
  400e4e:	4630      	mov	r0, r6
  400e50:	a901      	add	r1, sp, #4
  400e52:	47a8      	blx	r5
  400e54:	2800      	cmp	r0, #0
  400e56:	d1fa      	bne.n	400e4e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400e58:	9b01      	ldr	r3, [sp, #4]
  400e5a:	7023      	strb	r3, [r4, #0]
  400e5c:	e00b      	b.n	400e76 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400e5e:	4b0c      	ldr	r3, [pc, #48]	; (400e90 <usart_serial_getchar+0x84>)
  400e60:	429d      	cmp	r5, r3
  400e62:	d108      	bne.n	400e76 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400e64:	461e      	mov	r6, r3
  400e66:	4d09      	ldr	r5, [pc, #36]	; (400e8c <usart_serial_getchar+0x80>)
  400e68:	4630      	mov	r0, r6
  400e6a:	a901      	add	r1, sp, #4
  400e6c:	47a8      	blx	r5
  400e6e:	2800      	cmp	r0, #0
  400e70:	d1fa      	bne.n	400e68 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400e72:	9b01      	ldr	r3, [sp, #4]
  400e74:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400e76:	b003      	add	sp, #12
  400e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400e7a:	bf00      	nop
  400e7c:	400e0600 	.word	0x400e0600
  400e80:	00400b21 	.word	0x00400b21
  400e84:	400e0800 	.word	0x400e0800
  400e88:	40024000 	.word	0x40024000
  400e8c:	00400b49 	.word	0x00400b49
  400e90:	40028000 	.word	0x40028000

00400e94 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400e94:	b570      	push	{r4, r5, r6, lr}
  400e96:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e98:	4b18      	ldr	r3, [pc, #96]	; (400efc <usart_serial_putchar+0x68>)
  400e9a:	4298      	cmp	r0, r3
  400e9c:	d108      	bne.n	400eb0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400e9e:	461e      	mov	r6, r3
  400ea0:	4d17      	ldr	r5, [pc, #92]	; (400f00 <usart_serial_putchar+0x6c>)
  400ea2:	4630      	mov	r0, r6
  400ea4:	4621      	mov	r1, r4
  400ea6:	47a8      	blx	r5
  400ea8:	2800      	cmp	r0, #0
  400eaa:	d1fa      	bne.n	400ea2 <usart_serial_putchar+0xe>
		return 1;
  400eac:	2001      	movs	r0, #1
  400eae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400eb0:	4b14      	ldr	r3, [pc, #80]	; (400f04 <usart_serial_putchar+0x70>)
  400eb2:	4298      	cmp	r0, r3
  400eb4:	d108      	bne.n	400ec8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eb6:	461e      	mov	r6, r3
  400eb8:	4d11      	ldr	r5, [pc, #68]	; (400f00 <usart_serial_putchar+0x6c>)
  400eba:	4630      	mov	r0, r6
  400ebc:	4621      	mov	r1, r4
  400ebe:	47a8      	blx	r5
  400ec0:	2800      	cmp	r0, #0
  400ec2:	d1fa      	bne.n	400eba <usart_serial_putchar+0x26>
		return 1;
  400ec4:	2001      	movs	r0, #1
  400ec6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400ec8:	4b0f      	ldr	r3, [pc, #60]	; (400f08 <usart_serial_putchar+0x74>)
  400eca:	4298      	cmp	r0, r3
  400ecc:	d108      	bne.n	400ee0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400ece:	461e      	mov	r6, r3
  400ed0:	4d0e      	ldr	r5, [pc, #56]	; (400f0c <usart_serial_putchar+0x78>)
  400ed2:	4630      	mov	r0, r6
  400ed4:	4621      	mov	r1, r4
  400ed6:	47a8      	blx	r5
  400ed8:	2800      	cmp	r0, #0
  400eda:	d1fa      	bne.n	400ed2 <usart_serial_putchar+0x3e>
		return 1;
  400edc:	2001      	movs	r0, #1
  400ede:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ee0:	4b0b      	ldr	r3, [pc, #44]	; (400f10 <usart_serial_putchar+0x7c>)
  400ee2:	4298      	cmp	r0, r3
  400ee4:	d108      	bne.n	400ef8 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400ee6:	461e      	mov	r6, r3
  400ee8:	4d08      	ldr	r5, [pc, #32]	; (400f0c <usart_serial_putchar+0x78>)
  400eea:	4630      	mov	r0, r6
  400eec:	4621      	mov	r1, r4
  400eee:	47a8      	blx	r5
  400ef0:	2800      	cmp	r0, #0
  400ef2:	d1fa      	bne.n	400eea <usart_serial_putchar+0x56>
		return 1;
  400ef4:	2001      	movs	r0, #1
  400ef6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400ef8:	2000      	movs	r0, #0
}
  400efa:	bd70      	pop	{r4, r5, r6, pc}
  400efc:	400e0600 	.word	0x400e0600
  400f00:	00400b11 	.word	0x00400b11
  400f04:	400e0800 	.word	0x400e0800
  400f08:	40024000 	.word	0x40024000
  400f0c:	00400b35 	.word	0x00400b35
  400f10:	40028000 	.word	0x40028000

00400f14 <blink>:

/************************************************************************/
/* IRQs                                                                     */
/************************************************************************/
void blink(void)
{
  400f14:	b508      	push	{r3, lr}

	//set freq
	pio_toggle_pin(PIN_LED_BLUE);
  400f16:	2013      	movs	r0, #19
  400f18:	4b01      	ldr	r3, [pc, #4]	; (400f20 <blink+0xc>)
  400f1a:	4798      	blx	r3
  400f1c:	bd08      	pop	{r3, pc}
  400f1e:	bf00      	nop
  400f20:	00400379 	.word	0x00400379

00400f24 <Verifica_Comando>:
}

void Verifica_Comando(uint8_t *str_)
{
  400f24:	b5b0      	push	{r4, r5, r7, lr}
  400f26:	af00      	add	r7, sp, #0
	uint8_t aux[i];
  400f28:	4b11      	ldr	r3, [pc, #68]	; (400f70 <Verifica_Comando+0x4c>)
  400f2a:	781d      	ldrb	r5, [r3, #0]
  400f2c:	1deb      	adds	r3, r5, #7
  400f2e:	f023 0307 	bic.w	r3, r3, #7
  400f32:	ebad 0d03 	sub.w	sp, sp, r3
  400f36:	4669      	mov	r1, sp
  400f38:	3801      	subs	r0, #1
  400f3a:	f10d 32ff 	add.w	r2, sp, #4294967295
	for(int j =0; j<=i;j++)
  400f3e:	2300      	movs	r3, #0
	{
		*(aux+j)=*(str_+j);
  400f40:	f810 4f01 	ldrb.w	r4, [r0, #1]!
  400f44:	f802 4f01 	strb.w	r4, [r2, #1]!
}

void Verifica_Comando(uint8_t *str_)
{
	uint8_t aux[i];
	for(int j =0; j<=i;j++)
  400f48:	3301      	adds	r3, #1
  400f4a:	42ab      	cmp	r3, r5
  400f4c:	ddf8      	ble.n	400f40 <Verifica_Comando+0x1c>
	{
		*(aux+j)=*(str_+j);
	}
	if(strcmp("BLON",aux)==0)
  400f4e:	4809      	ldr	r0, [pc, #36]	; (400f74 <Verifica_Comando+0x50>)
  400f50:	4b09      	ldr	r3, [pc, #36]	; (400f78 <Verifica_Comando+0x54>)
  400f52:	4798      	blx	r3
  400f54:	b950      	cbnz	r0, 400f6c <Verifica_Comando+0x48>
	{
		puts("Insira a frequncia da viadagem do GUI:");
  400f56:	4809      	ldr	r0, [pc, #36]	; (400f7c <Verifica_Comando+0x58>)
  400f58:	4b09      	ldr	r3, [pc, #36]	; (400f80 <Verifica_Comando+0x5c>)
  400f5a:	4798      	blx	r3
		freq = true;
  400f5c:	2201      	movs	r2, #1
  400f5e:	4b09      	ldr	r3, [pc, #36]	; (400f84 <Verifica_Comando+0x60>)
  400f60:	701a      	strb	r2, [r3, #0]
		pio_clear(PORT_LED_BLUE_GREEN, MASK_LED_BLUE);
  400f62:	4809      	ldr	r0, [pc, #36]	; (400f88 <Verifica_Comando+0x64>)
  400f64:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400f68:	4b08      	ldr	r3, [pc, #32]	; (400f8c <Verifica_Comando+0x68>)
  400f6a:	4798      	blx	r3
		//puts("Led ON \n\r");
		//cria_buffer(&str[0]);
	}
}
  400f6c:	46bd      	mov	sp, r7
  400f6e:	bdb0      	pop	{r4, r5, r7, pc}
  400f70:	200008e8 	.word	0x200008e8
  400f74:	00403040 	.word	0x00403040
  400f78:	00401469 	.word	0x00401469
  400f7c:	00403048 	.word	0x00403048
  400f80:	00401341 	.word	0x00401341
  400f84:	200008e9 	.word	0x200008e9
  400f88:	400e0e00 	.word	0x400e0e00
  400f8c:	0040027d 	.word	0x0040027d

00400f90 <TC0_Handler>:

void TC0_Handler(void)
{
  400f90:	b500      	push	{lr}
  400f92:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;
	
	ul_dummy = tc_get_status(TC0,0);
  400f94:	4806      	ldr	r0, [pc, #24]	; (400fb0 <TC0_Handler+0x20>)
  400f96:	2100      	movs	r1, #0
  400f98:	4b06      	ldr	r3, [pc, #24]	; (400fb4 <TC0_Handler+0x24>)
  400f9a:	4798      	blx	r3
  400f9c:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  400f9e:	9b01      	ldr	r3, [sp, #4]
	if(freq)
  400fa0:	4b05      	ldr	r3, [pc, #20]	; (400fb8 <TC0_Handler+0x28>)
  400fa2:	781b      	ldrb	r3, [r3, #0]
  400fa4:	b10b      	cbz	r3, 400faa <TC0_Handler+0x1a>
	{
		blink();
  400fa6:	4b05      	ldr	r3, [pc, #20]	; (400fbc <TC0_Handler+0x2c>)
  400fa8:	4798      	blx	r3
	}
	
	
}
  400faa:	b003      	add	sp, #12
  400fac:	f85d fb04 	ldr.w	pc, [sp], #4
  400fb0:	40010000 	.word	0x40010000
  400fb4:	00400acd 	.word	0x00400acd
  400fb8:	200008e9 	.word	0x200008e9
  400fbc:	00400f15 	.word	0x00400f15

00400fc0 <UART0_Handler>:

void UART0_Handler(void){
  400fc0:	b530      	push	{r4, r5, lr}
  400fc2:	b085      	sub	sp, #20
	
	uint8_t in_char= UART0->UART_RHR;
  400fc4:	4b24      	ldr	r3, [pc, #144]	; (401058 <UART0_Handler+0x98>)
  400fc6:	699b      	ldr	r3, [r3, #24]
  400fc8:	b2db      	uxtb	r3, r3
	if(freq)
  400fca:	4a24      	ldr	r2, [pc, #144]	; (40105c <UART0_Handler+0x9c>)
  400fcc:	7812      	ldrb	r2, [r2, #0]
  400fce:	2a00      	cmp	r2, #0
  400fd0:	d031      	beq.n	401036 <UART0_Handler+0x76>
	{
		if(in_char == '\n')
  400fd2:	2b0a      	cmp	r3, #10
  400fd4:	d123      	bne.n	40101e <UART0_Handler+0x5e>
		{
			int eu[4];
			for(int g=0; g<i;g++)
  400fd6:	4b22      	ldr	r3, [pc, #136]	; (401060 <UART0_Handler+0xa0>)
  400fd8:	781c      	ldrb	r4, [r3, #0]
  400fda:	b1a4      	cbz	r4, 401006 <UART0_Handler+0x46>
  400fdc:	4821      	ldr	r0, [pc, #132]	; (401064 <UART0_Handler+0xa4>)
  400fde:	2200      	movs	r2, #0
			{
				eu[g] = (str[g]-48);
				eu[3] = (eu[0]*100)+(eu[1]*10)+eu[2];
  400fe0:	2564      	movs	r5, #100	; 0x64
		if(in_char == '\n')
		{
			int eu[4];
			for(int g=0; g<i;g++)
			{
				eu[g] = (str[g]-48);
  400fe2:	f810 3b01 	ldrb.w	r3, [r0], #1
  400fe6:	3b30      	subs	r3, #48	; 0x30
  400fe8:	f84d 3022 	str.w	r3, [sp, r2, lsl #2]
				eu[3] = (eu[0]*100)+(eu[1]*10)+eu[2];
  400fec:	9b01      	ldr	r3, [sp, #4]
  400fee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400ff2:	005b      	lsls	r3, r3, #1
  400ff4:	9900      	ldr	r1, [sp, #0]
  400ff6:	fb05 3301 	mla	r3, r5, r1, r3
  400ffa:	9902      	ldr	r1, [sp, #8]
  400ffc:	4419      	add	r1, r3
  400ffe:	9103      	str	r1, [sp, #12]
	if(freq)
	{
		if(in_char == '\n')
		{
			int eu[4];
			for(int g=0; g<i;g++)
  401000:	3201      	adds	r2, #1
  401002:	42a2      	cmp	r2, r4
  401004:	dbed      	blt.n	400fe2 <UART0_Handler+0x22>
			{
				eu[g] = (str[g]-48);
				eu[3] = (eu[0]*100)+(eu[1]*10)+eu[2];
			}
			
			i=0;
  401006:	2100      	movs	r1, #0
  401008:	4b15      	ldr	r3, [pc, #84]	; (401060 <UART0_Handler+0xa0>)
  40100a:	7019      	strb	r1, [r3, #0]
			tc_write_rc(TC0,0,8192/(eu[3]));
  40100c:	4816      	ldr	r0, [pc, #88]	; (401068 <UART0_Handler+0xa8>)
  40100e:	9b03      	ldr	r3, [sp, #12]
  401010:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401014:	fb92 f2f3 	sdiv	r2, r2, r3
  401018:	4b14      	ldr	r3, [pc, #80]	; (40106c <UART0_Handler+0xac>)
  40101a:	4798      	blx	r3
  40101c:	e01a      	b.n	401054 <UART0_Handler+0x94>
			//blink();
		}
		else if(!(in_char <48|| in_char>57))
  40101e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401022:	b2d2      	uxtb	r2, r2
  401024:	2a09      	cmp	r2, #9
  401026:	d815      	bhi.n	401054 <UART0_Handler+0x94>
		{
			*(str+i) = in_char;
  401028:	490d      	ldr	r1, [pc, #52]	; (401060 <UART0_Handler+0xa0>)
  40102a:	780a      	ldrb	r2, [r1, #0]
  40102c:	480d      	ldr	r0, [pc, #52]	; (401064 <UART0_Handler+0xa4>)
  40102e:	5413      	strb	r3, [r2, r0]
			i++;
  401030:	3201      	adds	r2, #1
  401032:	700a      	strb	r2, [r1, #0]
  401034:	e00e      	b.n	401054 <UART0_Handler+0x94>
		}
	}
		else
		{
			if(in_char == '\n')
  401036:	2b0a      	cmp	r3, #10
  401038:	d106      	bne.n	401048 <UART0_Handler+0x88>
			{
				Verifica_Comando(str);
  40103a:	480a      	ldr	r0, [pc, #40]	; (401064 <UART0_Handler+0xa4>)
  40103c:	4b0c      	ldr	r3, [pc, #48]	; (401070 <UART0_Handler+0xb0>)
  40103e:	4798      	blx	r3
				i=0;
  401040:	2200      	movs	r2, #0
  401042:	4b07      	ldr	r3, [pc, #28]	; (401060 <UART0_Handler+0xa0>)
  401044:	701a      	strb	r2, [r3, #0]
  401046:	e005      	b.n	401054 <UART0_Handler+0x94>
			}
			else
			{
				*(str+i)= in_char;
  401048:	4905      	ldr	r1, [pc, #20]	; (401060 <UART0_Handler+0xa0>)
  40104a:	780a      	ldrb	r2, [r1, #0]
  40104c:	4805      	ldr	r0, [pc, #20]	; (401064 <UART0_Handler+0xa4>)
  40104e:	5413      	strb	r3, [r2, r0]
				i++;
  401050:	3201      	adds	r2, #1
  401052:	700a      	strb	r2, [r1, #0]
			}
		}
		
		//cria_buffer(&str[0]);
}
  401054:	b005      	add	sp, #20
  401056:	bd30      	pop	{r4, r5, pc}
  401058:	400e0600 	.word	0x400e0600
  40105c:	200008e9 	.word	0x200008e9
  401060:	200008e8 	.word	0x200008e8
  401064:	20000930 	.word	0x20000930
  401068:	40010000 	.word	0x40010000
  40106c:	00400abd 	.word	0x00400abd
  401070:	00400f25 	.word	0x00400f25

00401074 <config_uart>:

	/************************************************************************/
	/* Configura UART                                                       */
	/************************************************************************/
	void config_uart(void){
  401074:	b570      	push	{r4, r5, r6, lr}
  401076:	b084      	sub	sp, #16
		
		/* configura pinos */
		gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401078:	481a      	ldr	r0, [pc, #104]	; (4010e4 <config_uart+0x70>)
  40107a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40107e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401082:	4b19      	ldr	r3, [pc, #100]	; (4010e8 <config_uart+0x74>)
  401084:	4798      	blx	r3
  401086:	2008      	movs	r0, #8
  401088:	4d18      	ldr	r5, [pc, #96]	; (4010ec <config_uart+0x78>)
  40108a:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40108c:	4c18      	ldr	r4, [pc, #96]	; (4010f0 <config_uart+0x7c>)
  40108e:	4b19      	ldr	r3, [pc, #100]	; (4010f4 <config_uart+0x80>)
  401090:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401092:	4a19      	ldr	r2, [pc, #100]	; (4010f8 <config_uart+0x84>)
  401094:	4b19      	ldr	r3, [pc, #100]	; (4010fc <config_uart+0x88>)
  401096:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401098:	4a19      	ldr	r2, [pc, #100]	; (401100 <config_uart+0x8c>)
  40109a:	4b1a      	ldr	r3, [pc, #104]	; (401104 <config_uart+0x90>)
  40109c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40109e:	4b1a      	ldr	r3, [pc, #104]	; (401108 <config_uart+0x94>)
  4010a0:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4010a2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4010a6:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4010a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010ac:	9303      	str	r3, [sp, #12]
  4010ae:	2008      	movs	r0, #8
  4010b0:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4010b2:	4620      	mov	r0, r4
  4010b4:	a901      	add	r1, sp, #4
  4010b6:	4b15      	ldr	r3, [pc, #84]	; (40110c <config_uart+0x98>)
  4010b8:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4010ba:	4e15      	ldr	r6, [pc, #84]	; (401110 <config_uart+0x9c>)
  4010bc:	6833      	ldr	r3, [r6, #0]
  4010be:	6898      	ldr	r0, [r3, #8]
  4010c0:	2100      	movs	r1, #0
  4010c2:	4d14      	ldr	r5, [pc, #80]	; (401114 <config_uart+0xa0>)
  4010c4:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4010c6:	6833      	ldr	r3, [r6, #0]
  4010c8:	6858      	ldr	r0, [r3, #4]
  4010ca:	2100      	movs	r1, #0
  4010cc:	47a8      	blx	r5
			.paritytype = UART_MR_PAR_NO,
			.stopbits   = 0
		};
		
		stdio_serial_init((Uart *)CONF_UART, &uart_serial_options);
		uart_enable_interrupt(UART0,US_IER_RXRDY);
  4010ce:	4620      	mov	r0, r4
  4010d0:	2101      	movs	r1, #1
  4010d2:	4b11      	ldr	r3, [pc, #68]	; (401118 <config_uart+0xa4>)
  4010d4:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4010d6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4010da:	4b10      	ldr	r3, [pc, #64]	; (40111c <config_uart+0xa8>)
  4010dc:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ((IRQn_Type)UART0_IRQn);
		//UART0->UART_IER = 0x01;
	}
  4010de:	b004      	add	sp, #16
  4010e0:	bd70      	pop	{r4, r5, r6, pc}
  4010e2:	bf00      	nop
  4010e4:	400e0e00 	.word	0x400e0e00
  4010e8:	004004bd 	.word	0x004004bd
  4010ec:	00400735 	.word	0x00400735
  4010f0:	400e0600 	.word	0x400e0600
  4010f4:	20000928 	.word	0x20000928
  4010f8:	00400e95 	.word	0x00400e95
  4010fc:	20000924 	.word	0x20000924
  401100:	00400e0d 	.word	0x00400e0d
  401104:	20000920 	.word	0x20000920
  401108:	07270e00 	.word	0x07270e00
  40110c:	00400ad5 	.word	0x00400ad5
  401110:	20000438 	.word	0x20000438
  401114:	00401351 	.word	0x00401351
  401118:	00400b0d 	.word	0x00400b0d
  40111c:	e000e100 	.word	0xe000e100

00401120 <main>:

	/************************************************************************/
	/* Main                                                                 */
	/************************************************************************/
	int main(void)
	{
  401120:	b500      	push	{lr}
  401122:	b083      	sub	sp, #12
		uint8_t uc_key;
		
		/* Initialize the system */
		sysclk_init();
  401124:	4b22      	ldr	r3, [pc, #136]	; (4011b0 <main+0x90>)
  401126:	4798      	blx	r3
		board_init();
  401128:	4b22      	ldr	r3, [pc, #136]	; (4011b4 <main+0x94>)
  40112a:	4798      	blx	r3
		WDT->WDT_MR = WDT_MR_WDDIS;
  40112c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401130:	4b21      	ldr	r3, [pc, #132]	; (4011b8 <main+0x98>)
  401132:	605a      	str	r2, [r3, #4]


	static void configure_tc(void)
	{
		uint32_t ul_sysclk = sysclk_get_cpu_hz();
		pmc_enable_periph_clk(ID_TC0);
  401134:	2017      	movs	r0, #23
  401136:	4d21      	ldr	r5, [pc, #132]	; (4011bc <main+0x9c>)
  401138:	47a8      	blx	r5
		tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  40113a:	4c21      	ldr	r4, [pc, #132]	; (4011c0 <main+0xa0>)
  40113c:	4620      	mov	r0, r4
  40113e:	2100      	movs	r1, #0
  401140:	f244 0204 	movw	r2, #16388	; 0x4004
  401144:	4b1f      	ldr	r3, [pc, #124]	; (4011c4 <main+0xa4>)
  401146:	4798      	blx	r3
		tc_write_rc(TC0,0,8192);
  401148:	4620      	mov	r0, r4
  40114a:	2100      	movs	r1, #0
  40114c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401150:	4b1d      	ldr	r3, [pc, #116]	; (4011c8 <main+0xa8>)
  401152:	4798      	blx	r3
		tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  401154:	4620      	mov	r0, r4
  401156:	2100      	movs	r1, #0
  401158:	2210      	movs	r2, #16
  40115a:	4b1c      	ldr	r3, [pc, #112]	; (4011cc <main+0xac>)
  40115c:	4798      	blx	r3
  40115e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401162:	4b1b      	ldr	r3, [pc, #108]	; (4011d0 <main+0xb0>)
  401164:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(ID_TC0);
		tc_start(TC0,0);
  401166:	4620      	mov	r0, r4
  401168:	2100      	movs	r1, #0
  40116a:	4b1a      	ldr	r3, [pc, #104]	; (4011d4 <main+0xb4>)
  40116c:	4798      	blx	r3
		board_init();
		WDT->WDT_MR = WDT_MR_WDDIS;
		configure_tc();
		
		/* Configure LED 1 */
		pmc_enable_periph_clk(ID_LED_BLUE_GREEN);
  40116e:	200b      	movs	r0, #11
  401170:	47a8      	blx	r5
		pio_set_output(PORT_LED_BLUE_GREEN  , MASK_LED_BLUE	,1,0,0);
  401172:	2400      	movs	r4, #0
  401174:	9400      	str	r4, [sp, #0]
  401176:	4818      	ldr	r0, [pc, #96]	; (4011d8 <main+0xb8>)
  401178:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40117c:	2201      	movs	r2, #1
  40117e:	4623      	mov	r3, r4
  401180:	4e16      	ldr	r6, [pc, #88]	; (4011dc <main+0xbc>)
  401182:	47b0      	blx	r6
		pmc_enable_periph_clk(ID_LED_RED);
  401184:	200d      	movs	r0, #13
  401186:	47a8      	blx	r5
		pio_set_output(PORT_LED_RED  , MASK_LED_GREEN_RED	,1,0,0);
  401188:	9400      	str	r4, [sp, #0]
  40118a:	4815      	ldr	r0, [pc, #84]	; (4011e0 <main+0xc0>)
  40118c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401190:	2201      	movs	r2, #1
  401192:	4623      	mov	r3, r4
  401194:	47b0      	blx	r6

		/* Initialize debug console */
		config_uart();
  401196:	4b13      	ldr	r3, [pc, #76]	; (4011e4 <main+0xc4>)
  401198:	4798      	blx	r3
		
		/* frase de boas vindas */
		puts(" ---------------------------- \n\r"
  40119a:	4813      	ldr	r0, [pc, #76]	; (4011e8 <main+0xc8>)
  40119c:	4c13      	ldr	r4, [pc, #76]	; (4011ec <main+0xcc>)
  40119e:	47a0      	blx	r4
	/* Display Menu                                                         */
	/************************************************************************/

	static void display_menu(void)
	{
		puts(" 1 : exibe novamente esse menu \n\r"
  4011a0:	4813      	ldr	r0, [pc, #76]	; (4011f0 <main+0xd0>)
  4011a2:	47a0      	blx	r4
		puts("Led OFF \n\r");
		break;
		default:
		printf("Opcao nao definida: %d \n\r", uc_key);*/
		while (1) {
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4011a4:	2502      	movs	r5, #2
  4011a6:	4c13      	ldr	r4, [pc, #76]	; (4011f4 <main+0xd4>)
  4011a8:	4628      	mov	r0, r5
  4011aa:	47a0      	blx	r4
		}
  4011ac:	e7fc      	b.n	4011a8 <main+0x88>
  4011ae:	bf00      	nop
  4011b0:	00400129 	.word	0x00400129
  4011b4:	00400219 	.word	0x00400219
  4011b8:	400e1450 	.word	0x400e1450
  4011bc:	00400735 	.word	0x00400735
  4011c0:	40010000 	.word	0x40010000
  4011c4:	00400a99 	.word	0x00400a99
  4011c8:	00400abd 	.word	0x00400abd
  4011cc:	00400ac5 	.word	0x00400ac5
  4011d0:	e000e100 	.word	0xe000e100
  4011d4:	00400ab5 	.word	0x00400ab5
  4011d8:	400e0e00 	.word	0x400e0e00
  4011dc:	00400349 	.word	0x00400349
  4011e0:	400e1200 	.word	0x400e1200
  4011e4:	00401075 	.word	0x00401075
  4011e8:	00403070 	.word	0x00403070
  4011ec:	00401341 	.word	0x00401341
  4011f0:	004030cc 	.word	0x004030cc
  4011f4:	004007e5 	.word	0x004007e5

004011f8 <__libc_init_array>:
  4011f8:	b570      	push	{r4, r5, r6, lr}
  4011fa:	4e0f      	ldr	r6, [pc, #60]	; (401238 <__libc_init_array+0x40>)
  4011fc:	4d0f      	ldr	r5, [pc, #60]	; (40123c <__libc_init_array+0x44>)
  4011fe:	1b76      	subs	r6, r6, r5
  401200:	10b6      	asrs	r6, r6, #2
  401202:	bf18      	it	ne
  401204:	2400      	movne	r4, #0
  401206:	d005      	beq.n	401214 <__libc_init_array+0x1c>
  401208:	3401      	adds	r4, #1
  40120a:	f855 3b04 	ldr.w	r3, [r5], #4
  40120e:	4798      	blx	r3
  401210:	42a6      	cmp	r6, r4
  401212:	d1f9      	bne.n	401208 <__libc_init_array+0x10>
  401214:	4e0a      	ldr	r6, [pc, #40]	; (401240 <__libc_init_array+0x48>)
  401216:	4d0b      	ldr	r5, [pc, #44]	; (401244 <__libc_init_array+0x4c>)
  401218:	1b76      	subs	r6, r6, r5
  40121a:	f001 ff83 	bl	403124 <_init>
  40121e:	10b6      	asrs	r6, r6, #2
  401220:	bf18      	it	ne
  401222:	2400      	movne	r4, #0
  401224:	d006      	beq.n	401234 <__libc_init_array+0x3c>
  401226:	3401      	adds	r4, #1
  401228:	f855 3b04 	ldr.w	r3, [r5], #4
  40122c:	4798      	blx	r3
  40122e:	42a6      	cmp	r6, r4
  401230:	d1f9      	bne.n	401226 <__libc_init_array+0x2e>
  401232:	bd70      	pop	{r4, r5, r6, pc}
  401234:	bd70      	pop	{r4, r5, r6, pc}
  401236:	bf00      	nop
  401238:	00403130 	.word	0x00403130
  40123c:	00403130 	.word	0x00403130
  401240:	00403138 	.word	0x00403138
  401244:	00403130 	.word	0x00403130

00401248 <memset>:
  401248:	b470      	push	{r4, r5, r6}
  40124a:	0784      	lsls	r4, r0, #30
  40124c:	d046      	beq.n	4012dc <memset+0x94>
  40124e:	1e54      	subs	r4, r2, #1
  401250:	2a00      	cmp	r2, #0
  401252:	d041      	beq.n	4012d8 <memset+0x90>
  401254:	b2cd      	uxtb	r5, r1
  401256:	4603      	mov	r3, r0
  401258:	e002      	b.n	401260 <memset+0x18>
  40125a:	1e62      	subs	r2, r4, #1
  40125c:	b3e4      	cbz	r4, 4012d8 <memset+0x90>
  40125e:	4614      	mov	r4, r2
  401260:	f803 5b01 	strb.w	r5, [r3], #1
  401264:	079a      	lsls	r2, r3, #30
  401266:	d1f8      	bne.n	40125a <memset+0x12>
  401268:	2c03      	cmp	r4, #3
  40126a:	d92e      	bls.n	4012ca <memset+0x82>
  40126c:	b2cd      	uxtb	r5, r1
  40126e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401272:	2c0f      	cmp	r4, #15
  401274:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401278:	d919      	bls.n	4012ae <memset+0x66>
  40127a:	f103 0210 	add.w	r2, r3, #16
  40127e:	4626      	mov	r6, r4
  401280:	3e10      	subs	r6, #16
  401282:	2e0f      	cmp	r6, #15
  401284:	f842 5c10 	str.w	r5, [r2, #-16]
  401288:	f842 5c0c 	str.w	r5, [r2, #-12]
  40128c:	f842 5c08 	str.w	r5, [r2, #-8]
  401290:	f842 5c04 	str.w	r5, [r2, #-4]
  401294:	f102 0210 	add.w	r2, r2, #16
  401298:	d8f2      	bhi.n	401280 <memset+0x38>
  40129a:	f1a4 0210 	sub.w	r2, r4, #16
  40129e:	f022 020f 	bic.w	r2, r2, #15
  4012a2:	f004 040f 	and.w	r4, r4, #15
  4012a6:	3210      	adds	r2, #16
  4012a8:	2c03      	cmp	r4, #3
  4012aa:	4413      	add	r3, r2
  4012ac:	d90d      	bls.n	4012ca <memset+0x82>
  4012ae:	461e      	mov	r6, r3
  4012b0:	4622      	mov	r2, r4
  4012b2:	3a04      	subs	r2, #4
  4012b4:	2a03      	cmp	r2, #3
  4012b6:	f846 5b04 	str.w	r5, [r6], #4
  4012ba:	d8fa      	bhi.n	4012b2 <memset+0x6a>
  4012bc:	1f22      	subs	r2, r4, #4
  4012be:	f022 0203 	bic.w	r2, r2, #3
  4012c2:	3204      	adds	r2, #4
  4012c4:	4413      	add	r3, r2
  4012c6:	f004 0403 	and.w	r4, r4, #3
  4012ca:	b12c      	cbz	r4, 4012d8 <memset+0x90>
  4012cc:	b2c9      	uxtb	r1, r1
  4012ce:	441c      	add	r4, r3
  4012d0:	f803 1b01 	strb.w	r1, [r3], #1
  4012d4:	42a3      	cmp	r3, r4
  4012d6:	d1fb      	bne.n	4012d0 <memset+0x88>
  4012d8:	bc70      	pop	{r4, r5, r6}
  4012da:	4770      	bx	lr
  4012dc:	4614      	mov	r4, r2
  4012de:	4603      	mov	r3, r0
  4012e0:	e7c2      	b.n	401268 <memset+0x20>
  4012e2:	bf00      	nop

004012e4 <_puts_r>:
  4012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4012e6:	4604      	mov	r4, r0
  4012e8:	b089      	sub	sp, #36	; 0x24
  4012ea:	4608      	mov	r0, r1
  4012ec:	460d      	mov	r5, r1
  4012ee:	f000 fa25 	bl	40173c <strlen>
  4012f2:	68a3      	ldr	r3, [r4, #8]
  4012f4:	4f11      	ldr	r7, [pc, #68]	; (40133c <_puts_r+0x58>)
  4012f6:	899a      	ldrh	r2, [r3, #12]
  4012f8:	9504      	str	r5, [sp, #16]
  4012fa:	2102      	movs	r1, #2
  4012fc:	f100 0e01 	add.w	lr, r0, #1
  401300:	2601      	movs	r6, #1
  401302:	ad04      	add	r5, sp, #16
  401304:	9102      	str	r1, [sp, #8]
  401306:	0491      	lsls	r1, r2, #18
  401308:	9005      	str	r0, [sp, #20]
  40130a:	f8cd e00c 	str.w	lr, [sp, #12]
  40130e:	9706      	str	r7, [sp, #24]
  401310:	9607      	str	r6, [sp, #28]
  401312:	9501      	str	r5, [sp, #4]
  401314:	d406      	bmi.n	401324 <_puts_r+0x40>
  401316:	6e59      	ldr	r1, [r3, #100]	; 0x64
  401318:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40131c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401320:	819a      	strh	r2, [r3, #12]
  401322:	6659      	str	r1, [r3, #100]	; 0x64
  401324:	4620      	mov	r0, r4
  401326:	4619      	mov	r1, r3
  401328:	aa01      	add	r2, sp, #4
  40132a:	f000 fd2b 	bl	401d84 <__sfvwrite_r>
  40132e:	2800      	cmp	r0, #0
  401330:	bf14      	ite	ne
  401332:	f04f 30ff 	movne.w	r0, #4294967295
  401336:	200a      	moveq	r0, #10
  401338:	b009      	add	sp, #36	; 0x24
  40133a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40133c:	00403120 	.word	0x00403120

00401340 <puts>:
  401340:	4b02      	ldr	r3, [pc, #8]	; (40134c <puts+0xc>)
  401342:	4601      	mov	r1, r0
  401344:	6818      	ldr	r0, [r3, #0]
  401346:	f7ff bfcd 	b.w	4012e4 <_puts_r>
  40134a:	bf00      	nop
  40134c:	20000438 	.word	0x20000438

00401350 <setbuf>:
  401350:	2900      	cmp	r1, #0
  401352:	bf0c      	ite	eq
  401354:	2202      	moveq	r2, #2
  401356:	2200      	movne	r2, #0
  401358:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40135c:	f000 b800 	b.w	401360 <setvbuf>

00401360 <setvbuf>:
  401360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401364:	4c3a      	ldr	r4, [pc, #232]	; (401450 <setvbuf+0xf0>)
  401366:	6826      	ldr	r6, [r4, #0]
  401368:	460d      	mov	r5, r1
  40136a:	4604      	mov	r4, r0
  40136c:	4690      	mov	r8, r2
  40136e:	461f      	mov	r7, r3
  401370:	b116      	cbz	r6, 401378 <setvbuf+0x18>
  401372:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401374:	2b00      	cmp	r3, #0
  401376:	d03c      	beq.n	4013f2 <setvbuf+0x92>
  401378:	f1b8 0f02 	cmp.w	r8, #2
  40137c:	d82f      	bhi.n	4013de <setvbuf+0x7e>
  40137e:	2f00      	cmp	r7, #0
  401380:	db2d      	blt.n	4013de <setvbuf+0x7e>
  401382:	4621      	mov	r1, r4
  401384:	4630      	mov	r0, r6
  401386:	f000 fb23 	bl	4019d0 <_fflush_r>
  40138a:	89a1      	ldrh	r1, [r4, #12]
  40138c:	2300      	movs	r3, #0
  40138e:	6063      	str	r3, [r4, #4]
  401390:	61a3      	str	r3, [r4, #24]
  401392:	060b      	lsls	r3, r1, #24
  401394:	d427      	bmi.n	4013e6 <setvbuf+0x86>
  401396:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40139a:	b289      	uxth	r1, r1
  40139c:	f1b8 0f02 	cmp.w	r8, #2
  4013a0:	81a1      	strh	r1, [r4, #12]
  4013a2:	d02a      	beq.n	4013fa <setvbuf+0x9a>
  4013a4:	2d00      	cmp	r5, #0
  4013a6:	d036      	beq.n	401416 <setvbuf+0xb6>
  4013a8:	f1b8 0f01 	cmp.w	r8, #1
  4013ac:	d011      	beq.n	4013d2 <setvbuf+0x72>
  4013ae:	b289      	uxth	r1, r1
  4013b0:	f001 0008 	and.w	r0, r1, #8
  4013b4:	4b27      	ldr	r3, [pc, #156]	; (401454 <setvbuf+0xf4>)
  4013b6:	63f3      	str	r3, [r6, #60]	; 0x3c
  4013b8:	b280      	uxth	r0, r0
  4013ba:	6025      	str	r5, [r4, #0]
  4013bc:	6125      	str	r5, [r4, #16]
  4013be:	6167      	str	r7, [r4, #20]
  4013c0:	b178      	cbz	r0, 4013e2 <setvbuf+0x82>
  4013c2:	f011 0f03 	tst.w	r1, #3
  4013c6:	bf18      	it	ne
  4013c8:	2700      	movne	r7, #0
  4013ca:	60a7      	str	r7, [r4, #8]
  4013cc:	2000      	movs	r0, #0
  4013ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013d2:	f041 0101 	orr.w	r1, r1, #1
  4013d6:	427b      	negs	r3, r7
  4013d8:	81a1      	strh	r1, [r4, #12]
  4013da:	61a3      	str	r3, [r4, #24]
  4013dc:	e7e7      	b.n	4013ae <setvbuf+0x4e>
  4013de:	f04f 30ff 	mov.w	r0, #4294967295
  4013e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013e6:	6921      	ldr	r1, [r4, #16]
  4013e8:	4630      	mov	r0, r6
  4013ea:	f000 fbf3 	bl	401bd4 <_free_r>
  4013ee:	89a1      	ldrh	r1, [r4, #12]
  4013f0:	e7d1      	b.n	401396 <setvbuf+0x36>
  4013f2:	4630      	mov	r0, r6
  4013f4:	f000 fb80 	bl	401af8 <__sinit>
  4013f8:	e7be      	b.n	401378 <setvbuf+0x18>
  4013fa:	2000      	movs	r0, #0
  4013fc:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401400:	f041 0102 	orr.w	r1, r1, #2
  401404:	2500      	movs	r5, #0
  401406:	2201      	movs	r2, #1
  401408:	81a1      	strh	r1, [r4, #12]
  40140a:	60a5      	str	r5, [r4, #8]
  40140c:	6023      	str	r3, [r4, #0]
  40140e:	6123      	str	r3, [r4, #16]
  401410:	6162      	str	r2, [r4, #20]
  401412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401416:	2f00      	cmp	r7, #0
  401418:	bf08      	it	eq
  40141a:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40141e:	4638      	mov	r0, r7
  401420:	f000 fed6 	bl	4021d0 <malloc>
  401424:	4605      	mov	r5, r0
  401426:	b128      	cbz	r0, 401434 <setvbuf+0xd4>
  401428:	89a1      	ldrh	r1, [r4, #12]
  40142a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40142e:	b289      	uxth	r1, r1
  401430:	81a1      	strh	r1, [r4, #12]
  401432:	e7b9      	b.n	4013a8 <setvbuf+0x48>
  401434:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401438:	f000 feca 	bl	4021d0 <malloc>
  40143c:	4605      	mov	r5, r0
  40143e:	b918      	cbnz	r0, 401448 <setvbuf+0xe8>
  401440:	89a1      	ldrh	r1, [r4, #12]
  401442:	f04f 30ff 	mov.w	r0, #4294967295
  401446:	e7d9      	b.n	4013fc <setvbuf+0x9c>
  401448:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40144c:	e7ec      	b.n	401428 <setvbuf+0xc8>
  40144e:	bf00      	nop
  401450:	20000438 	.word	0x20000438
  401454:	004019fd 	.word	0x004019fd
	...
  401460:	eba2 0003 	sub.w	r0, r2, r3
  401464:	4770      	bx	lr
  401466:	bf00      	nop

00401468 <strcmp>:
  401468:	7802      	ldrb	r2, [r0, #0]
  40146a:	780b      	ldrb	r3, [r1, #0]
  40146c:	2a01      	cmp	r2, #1
  40146e:	bf28      	it	cs
  401470:	429a      	cmpcs	r2, r3
  401472:	d1f5      	bne.n	401460 <setvbuf+0x100>
  401474:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  401478:	ea40 0401 	orr.w	r4, r0, r1
  40147c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  401480:	f06f 0c00 	mvn.w	ip, #0
  401484:	ea4f 7244 	mov.w	r2, r4, lsl #29
  401488:	b312      	cbz	r2, 4014d0 <strcmp+0x68>
  40148a:	ea80 0401 	eor.w	r4, r0, r1
  40148e:	f014 0f07 	tst.w	r4, #7
  401492:	d16a      	bne.n	40156a <strcmp+0x102>
  401494:	f000 0407 	and.w	r4, r0, #7
  401498:	f020 0007 	bic.w	r0, r0, #7
  40149c:	f004 0503 	and.w	r5, r4, #3
  4014a0:	f021 0107 	bic.w	r1, r1, #7
  4014a4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4014a8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4014ac:	f014 0f04 	tst.w	r4, #4
  4014b0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4014b4:	fa0c f405 	lsl.w	r4, ip, r5
  4014b8:	ea62 0204 	orn	r2, r2, r4
  4014bc:	ea66 0604 	orn	r6, r6, r4
  4014c0:	d00a      	beq.n	4014d8 <strcmp+0x70>
  4014c2:	ea63 0304 	orn	r3, r3, r4
  4014c6:	4662      	mov	r2, ip
  4014c8:	ea67 0704 	orn	r7, r7, r4
  4014cc:	4666      	mov	r6, ip
  4014ce:	e003      	b.n	4014d8 <strcmp+0x70>
  4014d0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4014d4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4014d8:	fa82 f54c 	uadd8	r5, r2, ip
  4014dc:	ea82 0406 	eor.w	r4, r2, r6
  4014e0:	faa4 f48c 	sel	r4, r4, ip
  4014e4:	bb6c      	cbnz	r4, 401542 <strcmp+0xda>
  4014e6:	fa83 f54c 	uadd8	r5, r3, ip
  4014ea:	ea83 0507 	eor.w	r5, r3, r7
  4014ee:	faa5 f58c 	sel	r5, r5, ip
  4014f2:	b995      	cbnz	r5, 40151a <strcmp+0xb2>
  4014f4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  4014f8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  4014fc:	fa82 f54c 	uadd8	r5, r2, ip
  401500:	ea82 0406 	eor.w	r4, r2, r6
  401504:	faa4 f48c 	sel	r4, r4, ip
  401508:	fa83 f54c 	uadd8	r5, r3, ip
  40150c:	ea83 0507 	eor.w	r5, r3, r7
  401510:	faa5 f58c 	sel	r5, r5, ip
  401514:	4325      	orrs	r5, r4
  401516:	d0db      	beq.n	4014d0 <strcmp+0x68>
  401518:	b99c      	cbnz	r4, 401542 <strcmp+0xda>
  40151a:	ba2d      	rev	r5, r5
  40151c:	fab5 f485 	clz	r4, r5
  401520:	f024 0407 	bic.w	r4, r4, #7
  401524:	fa27 f104 	lsr.w	r1, r7, r4
  401528:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40152c:	fa23 f304 	lsr.w	r3, r3, r4
  401530:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  401534:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  401538:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  40153c:	eba0 0001 	sub.w	r0, r0, r1
  401540:	4770      	bx	lr
  401542:	ba24      	rev	r4, r4
  401544:	fab4 f484 	clz	r4, r4
  401548:	f024 0407 	bic.w	r4, r4, #7
  40154c:	fa26 f104 	lsr.w	r1, r6, r4
  401550:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  401554:	fa22 f204 	lsr.w	r2, r2, r4
  401558:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40155c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  401560:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401564:	eba0 0001 	sub.w	r0, r0, r1
  401568:	4770      	bx	lr
  40156a:	f014 0f03 	tst.w	r4, #3
  40156e:	d13c      	bne.n	4015ea <strcmp+0x182>
  401570:	f010 0403 	ands.w	r4, r0, #3
  401574:	d128      	bne.n	4015c8 <strcmp+0x160>
  401576:	f850 2b08 	ldr.w	r2, [r0], #8
  40157a:	f851 3b08 	ldr.w	r3, [r1], #8
  40157e:	fa82 f54c 	uadd8	r5, r2, ip
  401582:	ea82 0503 	eor.w	r5, r2, r3
  401586:	faa5 f58c 	sel	r5, r5, ip
  40158a:	b95d      	cbnz	r5, 4015a4 <strcmp+0x13c>
  40158c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  401590:	f851 3c04 	ldr.w	r3, [r1, #-4]
  401594:	fa82 f54c 	uadd8	r5, r2, ip
  401598:	ea82 0503 	eor.w	r5, r2, r3
  40159c:	faa5 f58c 	sel	r5, r5, ip
  4015a0:	2d00      	cmp	r5, #0
  4015a2:	d0e8      	beq.n	401576 <strcmp+0x10e>
  4015a4:	ba2d      	rev	r5, r5
  4015a6:	fab5 f485 	clz	r4, r5
  4015aa:	f024 0407 	bic.w	r4, r4, #7
  4015ae:	fa23 f104 	lsr.w	r1, r3, r4
  4015b2:	fa22 f204 	lsr.w	r2, r2, r4
  4015b6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  4015ba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4015be:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4015c2:	eba0 0001 	sub.w	r0, r0, r1
  4015c6:	4770      	bx	lr
  4015c8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  4015cc:	f020 0003 	bic.w	r0, r0, #3
  4015d0:	f850 2b08 	ldr.w	r2, [r0], #8
  4015d4:	f021 0103 	bic.w	r1, r1, #3
  4015d8:	f851 3b08 	ldr.w	r3, [r1], #8
  4015dc:	fa0c f404 	lsl.w	r4, ip, r4
  4015e0:	ea62 0204 	orn	r2, r2, r4
  4015e4:	ea63 0304 	orn	r3, r3, r4
  4015e8:	e7c9      	b.n	40157e <strcmp+0x116>
  4015ea:	f010 0403 	ands.w	r4, r0, #3
  4015ee:	d01a      	beq.n	401626 <strcmp+0x1be>
  4015f0:	eba1 0104 	sub.w	r1, r1, r4
  4015f4:	f020 0003 	bic.w	r0, r0, #3
  4015f8:	07e4      	lsls	r4, r4, #31
  4015fa:	f850 2b04 	ldr.w	r2, [r0], #4
  4015fe:	d006      	beq.n	40160e <strcmp+0x1a6>
  401600:	d20f      	bcs.n	401622 <strcmp+0x1ba>
  401602:	788b      	ldrb	r3, [r1, #2]
  401604:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  401608:	1ae4      	subs	r4, r4, r3
  40160a:	d106      	bne.n	40161a <strcmp+0x1b2>
  40160c:	b12b      	cbz	r3, 40161a <strcmp+0x1b2>
  40160e:	78cb      	ldrb	r3, [r1, #3]
  401610:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  401614:	1ae4      	subs	r4, r4, r3
  401616:	d100      	bne.n	40161a <strcmp+0x1b2>
  401618:	b91b      	cbnz	r3, 401622 <strcmp+0x1ba>
  40161a:	4620      	mov	r0, r4
  40161c:	f85d 4b10 	ldr.w	r4, [sp], #16
  401620:	4770      	bx	lr
  401622:	f101 0104 	add.w	r1, r1, #4
  401626:	f850 2b04 	ldr.w	r2, [r0], #4
  40162a:	07cc      	lsls	r4, r1, #31
  40162c:	f021 0103 	bic.w	r1, r1, #3
  401630:	f851 3b04 	ldr.w	r3, [r1], #4
  401634:	d848      	bhi.n	4016c8 <strcmp+0x260>
  401636:	d224      	bcs.n	401682 <strcmp+0x21a>
  401638:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  40163c:	fa82 f54c 	uadd8	r5, r2, ip
  401640:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  401644:	faa5 f58c 	sel	r5, r5, ip
  401648:	d10a      	bne.n	401660 <strcmp+0x1f8>
  40164a:	b965      	cbnz	r5, 401666 <strcmp+0x1fe>
  40164c:	f851 3b04 	ldr.w	r3, [r1], #4
  401650:	ea84 0402 	eor.w	r4, r4, r2
  401654:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  401658:	d10e      	bne.n	401678 <strcmp+0x210>
  40165a:	f850 2b04 	ldr.w	r2, [r0], #4
  40165e:	e7eb      	b.n	401638 <strcmp+0x1d0>
  401660:	ea4f 2313 	mov.w	r3, r3, lsr #8
  401664:	e055      	b.n	401712 <strcmp+0x2aa>
  401666:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  40166a:	d14d      	bne.n	401708 <strcmp+0x2a0>
  40166c:	7808      	ldrb	r0, [r1, #0]
  40166e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401672:	f1c0 0000 	rsb	r0, r0, #0
  401676:	4770      	bx	lr
  401678:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40167c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  401680:	e047      	b.n	401712 <strcmp+0x2aa>
  401682:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  401686:	fa82 f54c 	uadd8	r5, r2, ip
  40168a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  40168e:	faa5 f58c 	sel	r5, r5, ip
  401692:	d10a      	bne.n	4016aa <strcmp+0x242>
  401694:	b965      	cbnz	r5, 4016b0 <strcmp+0x248>
  401696:	f851 3b04 	ldr.w	r3, [r1], #4
  40169a:	ea84 0402 	eor.w	r4, r4, r2
  40169e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  4016a2:	d10c      	bne.n	4016be <strcmp+0x256>
  4016a4:	f850 2b04 	ldr.w	r2, [r0], #4
  4016a8:	e7eb      	b.n	401682 <strcmp+0x21a>
  4016aa:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4016ae:	e030      	b.n	401712 <strcmp+0x2aa>
  4016b0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  4016b4:	d128      	bne.n	401708 <strcmp+0x2a0>
  4016b6:	880b      	ldrh	r3, [r1, #0]
  4016b8:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4016bc:	e029      	b.n	401712 <strcmp+0x2aa>
  4016be:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4016c2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  4016c6:	e024      	b.n	401712 <strcmp+0x2aa>
  4016c8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  4016cc:	fa82 f54c 	uadd8	r5, r2, ip
  4016d0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  4016d4:	faa5 f58c 	sel	r5, r5, ip
  4016d8:	d10a      	bne.n	4016f0 <strcmp+0x288>
  4016da:	b965      	cbnz	r5, 4016f6 <strcmp+0x28e>
  4016dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4016e0:	ea84 0402 	eor.w	r4, r4, r2
  4016e4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  4016e8:	d109      	bne.n	4016fe <strcmp+0x296>
  4016ea:	f850 2b04 	ldr.w	r2, [r0], #4
  4016ee:	e7eb      	b.n	4016c8 <strcmp+0x260>
  4016f0:	ea4f 6313 	mov.w	r3, r3, lsr #24
  4016f4:	e00d      	b.n	401712 <strcmp+0x2aa>
  4016f6:	f015 0fff 	tst.w	r5, #255	; 0xff
  4016fa:	d105      	bne.n	401708 <strcmp+0x2a0>
  4016fc:	680b      	ldr	r3, [r1, #0]
  4016fe:	ea4f 2212 	mov.w	r2, r2, lsr #8
  401702:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401706:	e004      	b.n	401712 <strcmp+0x2aa>
  401708:	f04f 0000 	mov.w	r0, #0
  40170c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401710:	4770      	bx	lr
  401712:	ba12      	rev	r2, r2
  401714:	ba1b      	rev	r3, r3
  401716:	fa82 f44c 	uadd8	r4, r2, ip
  40171a:	ea82 0403 	eor.w	r4, r2, r3
  40171e:	faa4 f58c 	sel	r5, r4, ip
  401722:	fab5 f485 	clz	r4, r5
  401726:	fa02 f204 	lsl.w	r2, r2, r4
  40172a:	fa03 f304 	lsl.w	r3, r3, r4
  40172e:	ea4f 6012 	mov.w	r0, r2, lsr #24
  401732:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  401736:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  40173a:	4770      	bx	lr

0040173c <strlen>:
  40173c:	f020 0103 	bic.w	r1, r0, #3
  401740:	f010 0003 	ands.w	r0, r0, #3
  401744:	f1c0 0000 	rsb	r0, r0, #0
  401748:	f851 3b04 	ldr.w	r3, [r1], #4
  40174c:	f100 0c04 	add.w	ip, r0, #4
  401750:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401754:	f06f 0200 	mvn.w	r2, #0
  401758:	bf1c      	itt	ne
  40175a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40175e:	4313      	orrne	r3, r2
  401760:	f04f 0c01 	mov.w	ip, #1
  401764:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401768:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40176c:	eba3 020c 	sub.w	r2, r3, ip
  401770:	ea22 0203 	bic.w	r2, r2, r3
  401774:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401778:	bf04      	itt	eq
  40177a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40177e:	3004      	addeq	r0, #4
  401780:	d0f4      	beq.n	40176c <strlen+0x30>
  401782:	f1c2 0100 	rsb	r1, r2, #0
  401786:	ea02 0201 	and.w	r2, r2, r1
  40178a:	fab2 f282 	clz	r2, r2
  40178e:	f1c2 021f 	rsb	r2, r2, #31
  401792:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401796:	4770      	bx	lr

00401798 <__swsetup_r>:
  401798:	b538      	push	{r3, r4, r5, lr}
  40179a:	4b2f      	ldr	r3, [pc, #188]	; (401858 <__swsetup_r+0xc0>)
  40179c:	681b      	ldr	r3, [r3, #0]
  40179e:	4605      	mov	r5, r0
  4017a0:	460c      	mov	r4, r1
  4017a2:	b113      	cbz	r3, 4017aa <__swsetup_r+0x12>
  4017a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4017a6:	2a00      	cmp	r2, #0
  4017a8:	d036      	beq.n	401818 <__swsetup_r+0x80>
  4017aa:	89a2      	ldrh	r2, [r4, #12]
  4017ac:	b293      	uxth	r3, r2
  4017ae:	0718      	lsls	r0, r3, #28
  4017b0:	d50c      	bpl.n	4017cc <__swsetup_r+0x34>
  4017b2:	6920      	ldr	r0, [r4, #16]
  4017b4:	b1a8      	cbz	r0, 4017e2 <__swsetup_r+0x4a>
  4017b6:	f013 0201 	ands.w	r2, r3, #1
  4017ba:	d01e      	beq.n	4017fa <__swsetup_r+0x62>
  4017bc:	6963      	ldr	r3, [r4, #20]
  4017be:	2200      	movs	r2, #0
  4017c0:	425b      	negs	r3, r3
  4017c2:	61a3      	str	r3, [r4, #24]
  4017c4:	60a2      	str	r2, [r4, #8]
  4017c6:	b1f0      	cbz	r0, 401806 <__swsetup_r+0x6e>
  4017c8:	2000      	movs	r0, #0
  4017ca:	bd38      	pop	{r3, r4, r5, pc}
  4017cc:	06d9      	lsls	r1, r3, #27
  4017ce:	d53b      	bpl.n	401848 <__swsetup_r+0xb0>
  4017d0:	0758      	lsls	r0, r3, #29
  4017d2:	d425      	bmi.n	401820 <__swsetup_r+0x88>
  4017d4:	6920      	ldr	r0, [r4, #16]
  4017d6:	f042 0308 	orr.w	r3, r2, #8
  4017da:	81a3      	strh	r3, [r4, #12]
  4017dc:	b29b      	uxth	r3, r3
  4017de:	2800      	cmp	r0, #0
  4017e0:	d1e9      	bne.n	4017b6 <__swsetup_r+0x1e>
  4017e2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4017e6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4017ea:	d0e4      	beq.n	4017b6 <__swsetup_r+0x1e>
  4017ec:	4628      	mov	r0, r5
  4017ee:	4621      	mov	r1, r4
  4017f0:	f000 fc7e 	bl	4020f0 <__smakebuf_r>
  4017f4:	89a3      	ldrh	r3, [r4, #12]
  4017f6:	6920      	ldr	r0, [r4, #16]
  4017f8:	e7dd      	b.n	4017b6 <__swsetup_r+0x1e>
  4017fa:	0799      	lsls	r1, r3, #30
  4017fc:	bf58      	it	pl
  4017fe:	6962      	ldrpl	r2, [r4, #20]
  401800:	60a2      	str	r2, [r4, #8]
  401802:	2800      	cmp	r0, #0
  401804:	d1e0      	bne.n	4017c8 <__swsetup_r+0x30>
  401806:	89a3      	ldrh	r3, [r4, #12]
  401808:	061a      	lsls	r2, r3, #24
  40180a:	d5de      	bpl.n	4017ca <__swsetup_r+0x32>
  40180c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401810:	81a3      	strh	r3, [r4, #12]
  401812:	f04f 30ff 	mov.w	r0, #4294967295
  401816:	bd38      	pop	{r3, r4, r5, pc}
  401818:	4618      	mov	r0, r3
  40181a:	f000 f96d 	bl	401af8 <__sinit>
  40181e:	e7c4      	b.n	4017aa <__swsetup_r+0x12>
  401820:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401822:	b149      	cbz	r1, 401838 <__swsetup_r+0xa0>
  401824:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401828:	4299      	cmp	r1, r3
  40182a:	d003      	beq.n	401834 <__swsetup_r+0x9c>
  40182c:	4628      	mov	r0, r5
  40182e:	f000 f9d1 	bl	401bd4 <_free_r>
  401832:	89a2      	ldrh	r2, [r4, #12]
  401834:	2300      	movs	r3, #0
  401836:	6323      	str	r3, [r4, #48]	; 0x30
  401838:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40183c:	2300      	movs	r3, #0
  40183e:	6920      	ldr	r0, [r4, #16]
  401840:	6063      	str	r3, [r4, #4]
  401842:	b292      	uxth	r2, r2
  401844:	6020      	str	r0, [r4, #0]
  401846:	e7c6      	b.n	4017d6 <__swsetup_r+0x3e>
  401848:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40184c:	2309      	movs	r3, #9
  40184e:	602b      	str	r3, [r5, #0]
  401850:	f04f 30ff 	mov.w	r0, #4294967295
  401854:	81a2      	strh	r2, [r4, #12]
  401856:	bd38      	pop	{r3, r4, r5, pc}
  401858:	20000438 	.word	0x20000438

0040185c <register_fini>:
  40185c:	4b02      	ldr	r3, [pc, #8]	; (401868 <register_fini+0xc>)
  40185e:	b113      	cbz	r3, 401866 <register_fini+0xa>
  401860:	4802      	ldr	r0, [pc, #8]	; (40186c <register_fini+0x10>)
  401862:	f000 b805 	b.w	401870 <atexit>
  401866:	4770      	bx	lr
  401868:	00000000 	.word	0x00000000
  40186c:	00401b0d 	.word	0x00401b0d

00401870 <atexit>:
  401870:	4601      	mov	r1, r0
  401872:	2000      	movs	r0, #0
  401874:	4602      	mov	r2, r0
  401876:	4603      	mov	r3, r0
  401878:	f001 baee 	b.w	402e58 <__register_exitproc>

0040187c <__sflush_r>:
  40187c:	898b      	ldrh	r3, [r1, #12]
  40187e:	b29a      	uxth	r2, r3
  401880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401884:	460d      	mov	r5, r1
  401886:	0711      	lsls	r1, r2, #28
  401888:	4680      	mov	r8, r0
  40188a:	d43c      	bmi.n	401906 <__sflush_r+0x8a>
  40188c:	686a      	ldr	r2, [r5, #4]
  40188e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401892:	2a00      	cmp	r2, #0
  401894:	81ab      	strh	r3, [r5, #12]
  401896:	dd65      	ble.n	401964 <__sflush_r+0xe8>
  401898:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40189a:	2e00      	cmp	r6, #0
  40189c:	d04b      	beq.n	401936 <__sflush_r+0xba>
  40189e:	b29b      	uxth	r3, r3
  4018a0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4018a4:	2100      	movs	r1, #0
  4018a6:	b292      	uxth	r2, r2
  4018a8:	f8d8 4000 	ldr.w	r4, [r8]
  4018ac:	f8c8 1000 	str.w	r1, [r8]
  4018b0:	2a00      	cmp	r2, #0
  4018b2:	d05b      	beq.n	40196c <__sflush_r+0xf0>
  4018b4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4018b6:	075f      	lsls	r7, r3, #29
  4018b8:	d505      	bpl.n	4018c6 <__sflush_r+0x4a>
  4018ba:	6869      	ldr	r1, [r5, #4]
  4018bc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4018be:	1a52      	subs	r2, r2, r1
  4018c0:	b10b      	cbz	r3, 4018c6 <__sflush_r+0x4a>
  4018c2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4018c4:	1ad2      	subs	r2, r2, r3
  4018c6:	4640      	mov	r0, r8
  4018c8:	69e9      	ldr	r1, [r5, #28]
  4018ca:	2300      	movs	r3, #0
  4018cc:	47b0      	blx	r6
  4018ce:	1c46      	adds	r6, r0, #1
  4018d0:	d056      	beq.n	401980 <__sflush_r+0x104>
  4018d2:	89ab      	ldrh	r3, [r5, #12]
  4018d4:	692a      	ldr	r2, [r5, #16]
  4018d6:	602a      	str	r2, [r5, #0]
  4018d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4018dc:	b29b      	uxth	r3, r3
  4018de:	2200      	movs	r2, #0
  4018e0:	606a      	str	r2, [r5, #4]
  4018e2:	04da      	lsls	r2, r3, #19
  4018e4:	81ab      	strh	r3, [r5, #12]
  4018e6:	d43b      	bmi.n	401960 <__sflush_r+0xe4>
  4018e8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4018ea:	f8c8 4000 	str.w	r4, [r8]
  4018ee:	b311      	cbz	r1, 401936 <__sflush_r+0xba>
  4018f0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4018f4:	4299      	cmp	r1, r3
  4018f6:	d002      	beq.n	4018fe <__sflush_r+0x82>
  4018f8:	4640      	mov	r0, r8
  4018fa:	f000 f96b 	bl	401bd4 <_free_r>
  4018fe:	2000      	movs	r0, #0
  401900:	6328      	str	r0, [r5, #48]	; 0x30
  401902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401906:	692e      	ldr	r6, [r5, #16]
  401908:	b1ae      	cbz	r6, 401936 <__sflush_r+0xba>
  40190a:	682c      	ldr	r4, [r5, #0]
  40190c:	602e      	str	r6, [r5, #0]
  40190e:	0791      	lsls	r1, r2, #30
  401910:	bf0c      	ite	eq
  401912:	696b      	ldreq	r3, [r5, #20]
  401914:	2300      	movne	r3, #0
  401916:	1ba4      	subs	r4, r4, r6
  401918:	60ab      	str	r3, [r5, #8]
  40191a:	e00a      	b.n	401932 <__sflush_r+0xb6>
  40191c:	4632      	mov	r2, r6
  40191e:	4623      	mov	r3, r4
  401920:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401922:	69e9      	ldr	r1, [r5, #28]
  401924:	4640      	mov	r0, r8
  401926:	47b8      	blx	r7
  401928:	2800      	cmp	r0, #0
  40192a:	eba4 0400 	sub.w	r4, r4, r0
  40192e:	4406      	add	r6, r0
  401930:	dd04      	ble.n	40193c <__sflush_r+0xc0>
  401932:	2c00      	cmp	r4, #0
  401934:	dcf2      	bgt.n	40191c <__sflush_r+0xa0>
  401936:	2000      	movs	r0, #0
  401938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40193c:	89ab      	ldrh	r3, [r5, #12]
  40193e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401942:	81ab      	strh	r3, [r5, #12]
  401944:	f04f 30ff 	mov.w	r0, #4294967295
  401948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40194c:	89ab      	ldrh	r3, [r5, #12]
  40194e:	692a      	ldr	r2, [r5, #16]
  401950:	6069      	str	r1, [r5, #4]
  401952:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401956:	b29b      	uxth	r3, r3
  401958:	81ab      	strh	r3, [r5, #12]
  40195a:	04db      	lsls	r3, r3, #19
  40195c:	602a      	str	r2, [r5, #0]
  40195e:	d5c3      	bpl.n	4018e8 <__sflush_r+0x6c>
  401960:	6528      	str	r0, [r5, #80]	; 0x50
  401962:	e7c1      	b.n	4018e8 <__sflush_r+0x6c>
  401964:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401966:	2a00      	cmp	r2, #0
  401968:	dc96      	bgt.n	401898 <__sflush_r+0x1c>
  40196a:	e7e4      	b.n	401936 <__sflush_r+0xba>
  40196c:	2301      	movs	r3, #1
  40196e:	4640      	mov	r0, r8
  401970:	69e9      	ldr	r1, [r5, #28]
  401972:	47b0      	blx	r6
  401974:	1c43      	adds	r3, r0, #1
  401976:	4602      	mov	r2, r0
  401978:	d019      	beq.n	4019ae <__sflush_r+0x132>
  40197a:	89ab      	ldrh	r3, [r5, #12]
  40197c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40197e:	e79a      	b.n	4018b6 <__sflush_r+0x3a>
  401980:	f8d8 1000 	ldr.w	r1, [r8]
  401984:	2900      	cmp	r1, #0
  401986:	d0e1      	beq.n	40194c <__sflush_r+0xd0>
  401988:	291d      	cmp	r1, #29
  40198a:	d007      	beq.n	40199c <__sflush_r+0x120>
  40198c:	2916      	cmp	r1, #22
  40198e:	d005      	beq.n	40199c <__sflush_r+0x120>
  401990:	89ab      	ldrh	r3, [r5, #12]
  401992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401996:	81ab      	strh	r3, [r5, #12]
  401998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40199c:	89ab      	ldrh	r3, [r5, #12]
  40199e:	692a      	ldr	r2, [r5, #16]
  4019a0:	602a      	str	r2, [r5, #0]
  4019a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4019a6:	2200      	movs	r2, #0
  4019a8:	81ab      	strh	r3, [r5, #12]
  4019aa:	606a      	str	r2, [r5, #4]
  4019ac:	e79c      	b.n	4018e8 <__sflush_r+0x6c>
  4019ae:	f8d8 3000 	ldr.w	r3, [r8]
  4019b2:	2b00      	cmp	r3, #0
  4019b4:	d0e1      	beq.n	40197a <__sflush_r+0xfe>
  4019b6:	2b1d      	cmp	r3, #29
  4019b8:	d007      	beq.n	4019ca <__sflush_r+0x14e>
  4019ba:	2b16      	cmp	r3, #22
  4019bc:	d005      	beq.n	4019ca <__sflush_r+0x14e>
  4019be:	89ab      	ldrh	r3, [r5, #12]
  4019c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4019c4:	81ab      	strh	r3, [r5, #12]
  4019c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4019ca:	f8c8 4000 	str.w	r4, [r8]
  4019ce:	e7b2      	b.n	401936 <__sflush_r+0xba>

004019d0 <_fflush_r>:
  4019d0:	b510      	push	{r4, lr}
  4019d2:	4604      	mov	r4, r0
  4019d4:	b082      	sub	sp, #8
  4019d6:	b108      	cbz	r0, 4019dc <_fflush_r+0xc>
  4019d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4019da:	b153      	cbz	r3, 4019f2 <_fflush_r+0x22>
  4019dc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4019e0:	b908      	cbnz	r0, 4019e6 <_fflush_r+0x16>
  4019e2:	b002      	add	sp, #8
  4019e4:	bd10      	pop	{r4, pc}
  4019e6:	4620      	mov	r0, r4
  4019e8:	b002      	add	sp, #8
  4019ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4019ee:	f7ff bf45 	b.w	40187c <__sflush_r>
  4019f2:	9101      	str	r1, [sp, #4]
  4019f4:	f000 f880 	bl	401af8 <__sinit>
  4019f8:	9901      	ldr	r1, [sp, #4]
  4019fa:	e7ef      	b.n	4019dc <_fflush_r+0xc>

004019fc <_cleanup_r>:
  4019fc:	4901      	ldr	r1, [pc, #4]	; (401a04 <_cleanup_r+0x8>)
  4019fe:	f000 bb4d 	b.w	40209c <_fwalk_reent>
  401a02:	bf00      	nop
  401a04:	00402f21 	.word	0x00402f21

00401a08 <__sinit.part.1>:
  401a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a0c:	4b35      	ldr	r3, [pc, #212]	; (401ae4 <__sinit.part.1+0xdc>)
  401a0e:	6845      	ldr	r5, [r0, #4]
  401a10:	63c3      	str	r3, [r0, #60]	; 0x3c
  401a12:	2400      	movs	r4, #0
  401a14:	4607      	mov	r7, r0
  401a16:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  401a1a:	2304      	movs	r3, #4
  401a1c:	2103      	movs	r1, #3
  401a1e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  401a22:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  401a26:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  401a2a:	b083      	sub	sp, #12
  401a2c:	602c      	str	r4, [r5, #0]
  401a2e:	606c      	str	r4, [r5, #4]
  401a30:	60ac      	str	r4, [r5, #8]
  401a32:	666c      	str	r4, [r5, #100]	; 0x64
  401a34:	81ec      	strh	r4, [r5, #14]
  401a36:	612c      	str	r4, [r5, #16]
  401a38:	616c      	str	r4, [r5, #20]
  401a3a:	61ac      	str	r4, [r5, #24]
  401a3c:	81ab      	strh	r3, [r5, #12]
  401a3e:	4621      	mov	r1, r4
  401a40:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401a44:	2208      	movs	r2, #8
  401a46:	f7ff fbff 	bl	401248 <memset>
  401a4a:	68be      	ldr	r6, [r7, #8]
  401a4c:	f8df b098 	ldr.w	fp, [pc, #152]	; 401ae8 <__sinit.part.1+0xe0>
  401a50:	f8df a098 	ldr.w	sl, [pc, #152]	; 401aec <__sinit.part.1+0xe4>
  401a54:	f8df 9098 	ldr.w	r9, [pc, #152]	; 401af0 <__sinit.part.1+0xe8>
  401a58:	f8df 8098 	ldr.w	r8, [pc, #152]	; 401af4 <__sinit.part.1+0xec>
  401a5c:	f8c5 b020 	str.w	fp, [r5, #32]
  401a60:	2301      	movs	r3, #1
  401a62:	2209      	movs	r2, #9
  401a64:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401a68:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401a6c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401a70:	61ed      	str	r5, [r5, #28]
  401a72:	4621      	mov	r1, r4
  401a74:	81f3      	strh	r3, [r6, #14]
  401a76:	81b2      	strh	r2, [r6, #12]
  401a78:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  401a7c:	6034      	str	r4, [r6, #0]
  401a7e:	6074      	str	r4, [r6, #4]
  401a80:	60b4      	str	r4, [r6, #8]
  401a82:	6674      	str	r4, [r6, #100]	; 0x64
  401a84:	6134      	str	r4, [r6, #16]
  401a86:	6174      	str	r4, [r6, #20]
  401a88:	61b4      	str	r4, [r6, #24]
  401a8a:	2208      	movs	r2, #8
  401a8c:	9301      	str	r3, [sp, #4]
  401a8e:	f7ff fbdb 	bl	401248 <memset>
  401a92:	68fd      	ldr	r5, [r7, #12]
  401a94:	61f6      	str	r6, [r6, #28]
  401a96:	2012      	movs	r0, #18
  401a98:	2202      	movs	r2, #2
  401a9a:	f8c6 b020 	str.w	fp, [r6, #32]
  401a9e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  401aa2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  401aa6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  401aaa:	4621      	mov	r1, r4
  401aac:	81a8      	strh	r0, [r5, #12]
  401aae:	81ea      	strh	r2, [r5, #14]
  401ab0:	602c      	str	r4, [r5, #0]
  401ab2:	606c      	str	r4, [r5, #4]
  401ab4:	60ac      	str	r4, [r5, #8]
  401ab6:	666c      	str	r4, [r5, #100]	; 0x64
  401ab8:	612c      	str	r4, [r5, #16]
  401aba:	616c      	str	r4, [r5, #20]
  401abc:	61ac      	str	r4, [r5, #24]
  401abe:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401ac2:	2208      	movs	r2, #8
  401ac4:	f7ff fbc0 	bl	401248 <memset>
  401ac8:	9b01      	ldr	r3, [sp, #4]
  401aca:	61ed      	str	r5, [r5, #28]
  401acc:	f8c5 b020 	str.w	fp, [r5, #32]
  401ad0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401ad4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401ad8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401adc:	63bb      	str	r3, [r7, #56]	; 0x38
  401ade:	b003      	add	sp, #12
  401ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ae4:	004019fd 	.word	0x004019fd
  401ae8:	00402dad 	.word	0x00402dad
  401aec:	00402dd1 	.word	0x00402dd1
  401af0:	00402e09 	.word	0x00402e09
  401af4:	00402e29 	.word	0x00402e29

00401af8 <__sinit>:
  401af8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401afa:	b103      	cbz	r3, 401afe <__sinit+0x6>
  401afc:	4770      	bx	lr
  401afe:	f7ff bf83 	b.w	401a08 <__sinit.part.1>
  401b02:	bf00      	nop

00401b04 <__sfp_lock_acquire>:
  401b04:	4770      	bx	lr
  401b06:	bf00      	nop

00401b08 <__sfp_lock_release>:
  401b08:	4770      	bx	lr
  401b0a:	bf00      	nop

00401b0c <__libc_fini_array>:
  401b0c:	b538      	push	{r3, r4, r5, lr}
  401b0e:	4b08      	ldr	r3, [pc, #32]	; (401b30 <__libc_fini_array+0x24>)
  401b10:	4d08      	ldr	r5, [pc, #32]	; (401b34 <__libc_fini_array+0x28>)
  401b12:	1aed      	subs	r5, r5, r3
  401b14:	10ac      	asrs	r4, r5, #2
  401b16:	bf18      	it	ne
  401b18:	18ed      	addne	r5, r5, r3
  401b1a:	d005      	beq.n	401b28 <__libc_fini_array+0x1c>
  401b1c:	3c01      	subs	r4, #1
  401b1e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401b22:	4798      	blx	r3
  401b24:	2c00      	cmp	r4, #0
  401b26:	d1f9      	bne.n	401b1c <__libc_fini_array+0x10>
  401b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401b2c:	f001 bb04 	b.w	403138 <_fini>
  401b30:	00403144 	.word	0x00403144
  401b34:	00403148 	.word	0x00403148

00401b38 <_malloc_trim_r>:
  401b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401b3a:	4f23      	ldr	r7, [pc, #140]	; (401bc8 <_malloc_trim_r+0x90>)
  401b3c:	460c      	mov	r4, r1
  401b3e:	4606      	mov	r6, r0
  401b40:	f000 ff28 	bl	402994 <__malloc_lock>
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	685d      	ldr	r5, [r3, #4]
  401b48:	f025 0503 	bic.w	r5, r5, #3
  401b4c:	1b29      	subs	r1, r5, r4
  401b4e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  401b52:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401b56:	f021 010f 	bic.w	r1, r1, #15
  401b5a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  401b5e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401b62:	db07      	blt.n	401b74 <_malloc_trim_r+0x3c>
  401b64:	4630      	mov	r0, r6
  401b66:	2100      	movs	r1, #0
  401b68:	f001 f90e 	bl	402d88 <_sbrk_r>
  401b6c:	68bb      	ldr	r3, [r7, #8]
  401b6e:	442b      	add	r3, r5
  401b70:	4298      	cmp	r0, r3
  401b72:	d004      	beq.n	401b7e <_malloc_trim_r+0x46>
  401b74:	4630      	mov	r0, r6
  401b76:	f000 ff0f 	bl	402998 <__malloc_unlock>
  401b7a:	2000      	movs	r0, #0
  401b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b7e:	4630      	mov	r0, r6
  401b80:	4261      	negs	r1, r4
  401b82:	f001 f901 	bl	402d88 <_sbrk_r>
  401b86:	3001      	adds	r0, #1
  401b88:	d00d      	beq.n	401ba6 <_malloc_trim_r+0x6e>
  401b8a:	4b10      	ldr	r3, [pc, #64]	; (401bcc <_malloc_trim_r+0x94>)
  401b8c:	68ba      	ldr	r2, [r7, #8]
  401b8e:	6819      	ldr	r1, [r3, #0]
  401b90:	1b2d      	subs	r5, r5, r4
  401b92:	f045 0501 	orr.w	r5, r5, #1
  401b96:	4630      	mov	r0, r6
  401b98:	1b09      	subs	r1, r1, r4
  401b9a:	6055      	str	r5, [r2, #4]
  401b9c:	6019      	str	r1, [r3, #0]
  401b9e:	f000 fefb 	bl	402998 <__malloc_unlock>
  401ba2:	2001      	movs	r0, #1
  401ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ba6:	4630      	mov	r0, r6
  401ba8:	2100      	movs	r1, #0
  401baa:	f001 f8ed 	bl	402d88 <_sbrk_r>
  401bae:	68ba      	ldr	r2, [r7, #8]
  401bb0:	1a83      	subs	r3, r0, r2
  401bb2:	2b0f      	cmp	r3, #15
  401bb4:	ddde      	ble.n	401b74 <_malloc_trim_r+0x3c>
  401bb6:	4c06      	ldr	r4, [pc, #24]	; (401bd0 <_malloc_trim_r+0x98>)
  401bb8:	4904      	ldr	r1, [pc, #16]	; (401bcc <_malloc_trim_r+0x94>)
  401bba:	6824      	ldr	r4, [r4, #0]
  401bbc:	f043 0301 	orr.w	r3, r3, #1
  401bc0:	1b00      	subs	r0, r0, r4
  401bc2:	6053      	str	r3, [r2, #4]
  401bc4:	6008      	str	r0, [r1, #0]
  401bc6:	e7d5      	b.n	401b74 <_malloc_trim_r+0x3c>
  401bc8:	2000043c 	.word	0x2000043c
  401bcc:	200008f8 	.word	0x200008f8
  401bd0:	20000848 	.word	0x20000848

00401bd4 <_free_r>:
  401bd4:	2900      	cmp	r1, #0
  401bd6:	d04e      	beq.n	401c76 <_free_r+0xa2>
  401bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bdc:	460c      	mov	r4, r1
  401bde:	4680      	mov	r8, r0
  401be0:	f000 fed8 	bl	402994 <__malloc_lock>
  401be4:	f854 7c04 	ldr.w	r7, [r4, #-4]
  401be8:	4962      	ldr	r1, [pc, #392]	; (401d74 <_free_r+0x1a0>)
  401bea:	f027 0201 	bic.w	r2, r7, #1
  401bee:	f1a4 0508 	sub.w	r5, r4, #8
  401bf2:	18ab      	adds	r3, r5, r2
  401bf4:	688e      	ldr	r6, [r1, #8]
  401bf6:	6858      	ldr	r0, [r3, #4]
  401bf8:	429e      	cmp	r6, r3
  401bfa:	f020 0003 	bic.w	r0, r0, #3
  401bfe:	d05a      	beq.n	401cb6 <_free_r+0xe2>
  401c00:	07fe      	lsls	r6, r7, #31
  401c02:	6058      	str	r0, [r3, #4]
  401c04:	d40b      	bmi.n	401c1e <_free_r+0x4a>
  401c06:	f854 7c08 	ldr.w	r7, [r4, #-8]
  401c0a:	1bed      	subs	r5, r5, r7
  401c0c:	f101 0e08 	add.w	lr, r1, #8
  401c10:	68ac      	ldr	r4, [r5, #8]
  401c12:	4574      	cmp	r4, lr
  401c14:	443a      	add	r2, r7
  401c16:	d067      	beq.n	401ce8 <_free_r+0x114>
  401c18:	68ef      	ldr	r7, [r5, #12]
  401c1a:	60e7      	str	r7, [r4, #12]
  401c1c:	60bc      	str	r4, [r7, #8]
  401c1e:	181c      	adds	r4, r3, r0
  401c20:	6864      	ldr	r4, [r4, #4]
  401c22:	07e4      	lsls	r4, r4, #31
  401c24:	d40c      	bmi.n	401c40 <_free_r+0x6c>
  401c26:	4f54      	ldr	r7, [pc, #336]	; (401d78 <_free_r+0x1a4>)
  401c28:	689c      	ldr	r4, [r3, #8]
  401c2a:	42bc      	cmp	r4, r7
  401c2c:	4402      	add	r2, r0
  401c2e:	d07c      	beq.n	401d2a <_free_r+0x156>
  401c30:	68d8      	ldr	r0, [r3, #12]
  401c32:	60e0      	str	r0, [r4, #12]
  401c34:	f042 0301 	orr.w	r3, r2, #1
  401c38:	6084      	str	r4, [r0, #8]
  401c3a:	606b      	str	r3, [r5, #4]
  401c3c:	50aa      	str	r2, [r5, r2]
  401c3e:	e003      	b.n	401c48 <_free_r+0x74>
  401c40:	f042 0301 	orr.w	r3, r2, #1
  401c44:	606b      	str	r3, [r5, #4]
  401c46:	50aa      	str	r2, [r5, r2]
  401c48:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401c4c:	d214      	bcs.n	401c78 <_free_r+0xa4>
  401c4e:	08d2      	lsrs	r2, r2, #3
  401c50:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  401c54:	6848      	ldr	r0, [r1, #4]
  401c56:	689f      	ldr	r7, [r3, #8]
  401c58:	60af      	str	r7, [r5, #8]
  401c5a:	1092      	asrs	r2, r2, #2
  401c5c:	2401      	movs	r4, #1
  401c5e:	fa04 f202 	lsl.w	r2, r4, r2
  401c62:	4310      	orrs	r0, r2
  401c64:	60eb      	str	r3, [r5, #12]
  401c66:	6048      	str	r0, [r1, #4]
  401c68:	609d      	str	r5, [r3, #8]
  401c6a:	60fd      	str	r5, [r7, #12]
  401c6c:	4640      	mov	r0, r8
  401c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401c72:	f000 be91 	b.w	402998 <__malloc_unlock>
  401c76:	4770      	bx	lr
  401c78:	0a53      	lsrs	r3, r2, #9
  401c7a:	2b04      	cmp	r3, #4
  401c7c:	d847      	bhi.n	401d0e <_free_r+0x13a>
  401c7e:	0993      	lsrs	r3, r2, #6
  401c80:	f103 0438 	add.w	r4, r3, #56	; 0x38
  401c84:	0060      	lsls	r0, r4, #1
  401c86:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  401c8a:	493a      	ldr	r1, [pc, #232]	; (401d74 <_free_r+0x1a0>)
  401c8c:	6883      	ldr	r3, [r0, #8]
  401c8e:	4283      	cmp	r3, r0
  401c90:	d043      	beq.n	401d1a <_free_r+0x146>
  401c92:	6859      	ldr	r1, [r3, #4]
  401c94:	f021 0103 	bic.w	r1, r1, #3
  401c98:	4291      	cmp	r1, r2
  401c9a:	d902      	bls.n	401ca2 <_free_r+0xce>
  401c9c:	689b      	ldr	r3, [r3, #8]
  401c9e:	4298      	cmp	r0, r3
  401ca0:	d1f7      	bne.n	401c92 <_free_r+0xbe>
  401ca2:	68da      	ldr	r2, [r3, #12]
  401ca4:	60ea      	str	r2, [r5, #12]
  401ca6:	60ab      	str	r3, [r5, #8]
  401ca8:	4640      	mov	r0, r8
  401caa:	6095      	str	r5, [r2, #8]
  401cac:	60dd      	str	r5, [r3, #12]
  401cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401cb2:	f000 be71 	b.w	402998 <__malloc_unlock>
  401cb6:	07ff      	lsls	r7, r7, #31
  401cb8:	4402      	add	r2, r0
  401cba:	d407      	bmi.n	401ccc <_free_r+0xf8>
  401cbc:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401cc0:	1aed      	subs	r5, r5, r3
  401cc2:	441a      	add	r2, r3
  401cc4:	68a8      	ldr	r0, [r5, #8]
  401cc6:	68eb      	ldr	r3, [r5, #12]
  401cc8:	60c3      	str	r3, [r0, #12]
  401cca:	6098      	str	r0, [r3, #8]
  401ccc:	4b2b      	ldr	r3, [pc, #172]	; (401d7c <_free_r+0x1a8>)
  401cce:	681b      	ldr	r3, [r3, #0]
  401cd0:	f042 0001 	orr.w	r0, r2, #1
  401cd4:	429a      	cmp	r2, r3
  401cd6:	6068      	str	r0, [r5, #4]
  401cd8:	608d      	str	r5, [r1, #8]
  401cda:	d3c7      	bcc.n	401c6c <_free_r+0x98>
  401cdc:	4b28      	ldr	r3, [pc, #160]	; (401d80 <_free_r+0x1ac>)
  401cde:	4640      	mov	r0, r8
  401ce0:	6819      	ldr	r1, [r3, #0]
  401ce2:	f7ff ff29 	bl	401b38 <_malloc_trim_r>
  401ce6:	e7c1      	b.n	401c6c <_free_r+0x98>
  401ce8:	1819      	adds	r1, r3, r0
  401cea:	6849      	ldr	r1, [r1, #4]
  401cec:	07c9      	lsls	r1, r1, #31
  401cee:	d409      	bmi.n	401d04 <_free_r+0x130>
  401cf0:	68d9      	ldr	r1, [r3, #12]
  401cf2:	689b      	ldr	r3, [r3, #8]
  401cf4:	4402      	add	r2, r0
  401cf6:	f042 0001 	orr.w	r0, r2, #1
  401cfa:	60d9      	str	r1, [r3, #12]
  401cfc:	608b      	str	r3, [r1, #8]
  401cfe:	6068      	str	r0, [r5, #4]
  401d00:	50aa      	str	r2, [r5, r2]
  401d02:	e7b3      	b.n	401c6c <_free_r+0x98>
  401d04:	f042 0301 	orr.w	r3, r2, #1
  401d08:	606b      	str	r3, [r5, #4]
  401d0a:	50aa      	str	r2, [r5, r2]
  401d0c:	e7ae      	b.n	401c6c <_free_r+0x98>
  401d0e:	2b14      	cmp	r3, #20
  401d10:	d814      	bhi.n	401d3c <_free_r+0x168>
  401d12:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  401d16:	0060      	lsls	r0, r4, #1
  401d18:	e7b5      	b.n	401c86 <_free_r+0xb2>
  401d1a:	684a      	ldr	r2, [r1, #4]
  401d1c:	10a4      	asrs	r4, r4, #2
  401d1e:	2001      	movs	r0, #1
  401d20:	40a0      	lsls	r0, r4
  401d22:	4302      	orrs	r2, r0
  401d24:	604a      	str	r2, [r1, #4]
  401d26:	461a      	mov	r2, r3
  401d28:	e7bc      	b.n	401ca4 <_free_r+0xd0>
  401d2a:	f042 0301 	orr.w	r3, r2, #1
  401d2e:	614d      	str	r5, [r1, #20]
  401d30:	610d      	str	r5, [r1, #16]
  401d32:	60ec      	str	r4, [r5, #12]
  401d34:	60ac      	str	r4, [r5, #8]
  401d36:	606b      	str	r3, [r5, #4]
  401d38:	50aa      	str	r2, [r5, r2]
  401d3a:	e797      	b.n	401c6c <_free_r+0x98>
  401d3c:	2b54      	cmp	r3, #84	; 0x54
  401d3e:	d804      	bhi.n	401d4a <_free_r+0x176>
  401d40:	0b13      	lsrs	r3, r2, #12
  401d42:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  401d46:	0060      	lsls	r0, r4, #1
  401d48:	e79d      	b.n	401c86 <_free_r+0xb2>
  401d4a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  401d4e:	d804      	bhi.n	401d5a <_free_r+0x186>
  401d50:	0bd3      	lsrs	r3, r2, #15
  401d52:	f103 0477 	add.w	r4, r3, #119	; 0x77
  401d56:	0060      	lsls	r0, r4, #1
  401d58:	e795      	b.n	401c86 <_free_r+0xb2>
  401d5a:	f240 5054 	movw	r0, #1364	; 0x554
  401d5e:	4283      	cmp	r3, r0
  401d60:	d804      	bhi.n	401d6c <_free_r+0x198>
  401d62:	0c93      	lsrs	r3, r2, #18
  401d64:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  401d68:	0060      	lsls	r0, r4, #1
  401d6a:	e78c      	b.n	401c86 <_free_r+0xb2>
  401d6c:	20fc      	movs	r0, #252	; 0xfc
  401d6e:	247e      	movs	r4, #126	; 0x7e
  401d70:	e789      	b.n	401c86 <_free_r+0xb2>
  401d72:	bf00      	nop
  401d74:	2000043c 	.word	0x2000043c
  401d78:	20000444 	.word	0x20000444
  401d7c:	20000844 	.word	0x20000844
  401d80:	200008f4 	.word	0x200008f4

00401d84 <__sfvwrite_r>:
  401d84:	6893      	ldr	r3, [r2, #8]
  401d86:	2b00      	cmp	r3, #0
  401d88:	d07a      	beq.n	401e80 <__sfvwrite_r+0xfc>
  401d8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d8e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  401d92:	f01e 0f08 	tst.w	lr, #8
  401d96:	b083      	sub	sp, #12
  401d98:	460c      	mov	r4, r1
  401d9a:	4681      	mov	r9, r0
  401d9c:	4616      	mov	r6, r2
  401d9e:	d026      	beq.n	401dee <__sfvwrite_r+0x6a>
  401da0:	690b      	ldr	r3, [r1, #16]
  401da2:	b323      	cbz	r3, 401dee <__sfvwrite_r+0x6a>
  401da4:	f00e 0802 	and.w	r8, lr, #2
  401da8:	fa1f f088 	uxth.w	r0, r8
  401dac:	6835      	ldr	r5, [r6, #0]
  401dae:	b370      	cbz	r0, 401e0e <__sfvwrite_r+0x8a>
  401db0:	f04f 0a00 	mov.w	sl, #0
  401db4:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402098 <__sfvwrite_r+0x314>
  401db8:	46d0      	mov	r8, sl
  401dba:	45d8      	cmp	r8, fp
  401dbc:	4643      	mov	r3, r8
  401dbe:	4652      	mov	r2, sl
  401dc0:	bf28      	it	cs
  401dc2:	465b      	movcs	r3, fp
  401dc4:	4648      	mov	r0, r9
  401dc6:	f1b8 0f00 	cmp.w	r8, #0
  401dca:	d053      	beq.n	401e74 <__sfvwrite_r+0xf0>
  401dcc:	69e1      	ldr	r1, [r4, #28]
  401dce:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401dd0:	47b8      	blx	r7
  401dd2:	2800      	cmp	r0, #0
  401dd4:	dd73      	ble.n	401ebe <__sfvwrite_r+0x13a>
  401dd6:	68b3      	ldr	r3, [r6, #8]
  401dd8:	1a1b      	subs	r3, r3, r0
  401dda:	4482      	add	sl, r0
  401ddc:	ebc0 0808 	rsb	r8, r0, r8
  401de0:	60b3      	str	r3, [r6, #8]
  401de2:	2b00      	cmp	r3, #0
  401de4:	d1e9      	bne.n	401dba <__sfvwrite_r+0x36>
  401de6:	2000      	movs	r0, #0
  401de8:	b003      	add	sp, #12
  401dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401dee:	4648      	mov	r0, r9
  401df0:	4621      	mov	r1, r4
  401df2:	f7ff fcd1 	bl	401798 <__swsetup_r>
  401df6:	2800      	cmp	r0, #0
  401df8:	f040 8145 	bne.w	402086 <__sfvwrite_r+0x302>
  401dfc:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  401e00:	6835      	ldr	r5, [r6, #0]
  401e02:	f00e 0802 	and.w	r8, lr, #2
  401e06:	fa1f f088 	uxth.w	r0, r8
  401e0a:	2800      	cmp	r0, #0
  401e0c:	d1d0      	bne.n	401db0 <__sfvwrite_r+0x2c>
  401e0e:	f01e 0b01 	ands.w	fp, lr, #1
  401e12:	d15d      	bne.n	401ed0 <__sfvwrite_r+0x14c>
  401e14:	46d8      	mov	r8, fp
  401e16:	f1b8 0f00 	cmp.w	r8, #0
  401e1a:	d025      	beq.n	401e68 <__sfvwrite_r+0xe4>
  401e1c:	f41e 7f00 	tst.w	lr, #512	; 0x200
  401e20:	68a7      	ldr	r7, [r4, #8]
  401e22:	d02f      	beq.n	401e84 <__sfvwrite_r+0x100>
  401e24:	45b8      	cmp	r8, r7
  401e26:	46ba      	mov	sl, r7
  401e28:	f0c0 80a9 	bcc.w	401f7e <__sfvwrite_r+0x1fa>
  401e2c:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  401e30:	f040 80b6 	bne.w	401fa0 <__sfvwrite_r+0x21c>
  401e34:	6820      	ldr	r0, [r4, #0]
  401e36:	4652      	mov	r2, sl
  401e38:	4659      	mov	r1, fp
  401e3a:	f000 fd47 	bl	4028cc <memmove>
  401e3e:	68a0      	ldr	r0, [r4, #8]
  401e40:	6822      	ldr	r2, [r4, #0]
  401e42:	1bc0      	subs	r0, r0, r7
  401e44:	eb02 030a 	add.w	r3, r2, sl
  401e48:	60a0      	str	r0, [r4, #8]
  401e4a:	6023      	str	r3, [r4, #0]
  401e4c:	4640      	mov	r0, r8
  401e4e:	68b3      	ldr	r3, [r6, #8]
  401e50:	1a1b      	subs	r3, r3, r0
  401e52:	4483      	add	fp, r0
  401e54:	ebc0 0808 	rsb	r8, r0, r8
  401e58:	60b3      	str	r3, [r6, #8]
  401e5a:	2b00      	cmp	r3, #0
  401e5c:	d0c3      	beq.n	401de6 <__sfvwrite_r+0x62>
  401e5e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  401e62:	f1b8 0f00 	cmp.w	r8, #0
  401e66:	d1d9      	bne.n	401e1c <__sfvwrite_r+0x98>
  401e68:	f8d5 b000 	ldr.w	fp, [r5]
  401e6c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  401e70:	3508      	adds	r5, #8
  401e72:	e7d0      	b.n	401e16 <__sfvwrite_r+0x92>
  401e74:	f8d5 a000 	ldr.w	sl, [r5]
  401e78:	f8d5 8004 	ldr.w	r8, [r5, #4]
  401e7c:	3508      	adds	r5, #8
  401e7e:	e79c      	b.n	401dba <__sfvwrite_r+0x36>
  401e80:	2000      	movs	r0, #0
  401e82:	4770      	bx	lr
  401e84:	6820      	ldr	r0, [r4, #0]
  401e86:	6923      	ldr	r3, [r4, #16]
  401e88:	4298      	cmp	r0, r3
  401e8a:	d803      	bhi.n	401e94 <__sfvwrite_r+0x110>
  401e8c:	6962      	ldr	r2, [r4, #20]
  401e8e:	4590      	cmp	r8, r2
  401e90:	f080 80b9 	bcs.w	402006 <__sfvwrite_r+0x282>
  401e94:	4547      	cmp	r7, r8
  401e96:	bf28      	it	cs
  401e98:	4647      	movcs	r7, r8
  401e9a:	463a      	mov	r2, r7
  401e9c:	4659      	mov	r1, fp
  401e9e:	f000 fd15 	bl	4028cc <memmove>
  401ea2:	68a3      	ldr	r3, [r4, #8]
  401ea4:	6822      	ldr	r2, [r4, #0]
  401ea6:	1bdb      	subs	r3, r3, r7
  401ea8:	443a      	add	r2, r7
  401eaa:	60a3      	str	r3, [r4, #8]
  401eac:	6022      	str	r2, [r4, #0]
  401eae:	2b00      	cmp	r3, #0
  401eb0:	d14a      	bne.n	401f48 <__sfvwrite_r+0x1c4>
  401eb2:	4648      	mov	r0, r9
  401eb4:	4621      	mov	r1, r4
  401eb6:	f7ff fd8b 	bl	4019d0 <_fflush_r>
  401eba:	2800      	cmp	r0, #0
  401ebc:	d044      	beq.n	401f48 <__sfvwrite_r+0x1c4>
  401ebe:	89a3      	ldrh	r3, [r4, #12]
  401ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401ec4:	f04f 30ff 	mov.w	r0, #4294967295
  401ec8:	81a3      	strh	r3, [r4, #12]
  401eca:	b003      	add	sp, #12
  401ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ed0:	4680      	mov	r8, r0
  401ed2:	9000      	str	r0, [sp, #0]
  401ed4:	4683      	mov	fp, r0
  401ed6:	4682      	mov	sl, r0
  401ed8:	f1ba 0f00 	cmp.w	sl, #0
  401edc:	d02c      	beq.n	401f38 <__sfvwrite_r+0x1b4>
  401ede:	9b00      	ldr	r3, [sp, #0]
  401ee0:	2b00      	cmp	r3, #0
  401ee2:	d050      	beq.n	401f86 <__sfvwrite_r+0x202>
  401ee4:	6820      	ldr	r0, [r4, #0]
  401ee6:	6921      	ldr	r1, [r4, #16]
  401ee8:	f8d4 e008 	ldr.w	lr, [r4, #8]
  401eec:	6962      	ldr	r2, [r4, #20]
  401eee:	45d0      	cmp	r8, sl
  401ef0:	4643      	mov	r3, r8
  401ef2:	bf28      	it	cs
  401ef4:	4653      	movcs	r3, sl
  401ef6:	4288      	cmp	r0, r1
  401ef8:	461f      	mov	r7, r3
  401efa:	d904      	bls.n	401f06 <__sfvwrite_r+0x182>
  401efc:	eb0e 0c02 	add.w	ip, lr, r2
  401f00:	4563      	cmp	r3, ip
  401f02:	f300 8092 	bgt.w	40202a <__sfvwrite_r+0x2a6>
  401f06:	4293      	cmp	r3, r2
  401f08:	db20      	blt.n	401f4c <__sfvwrite_r+0x1c8>
  401f0a:	4613      	mov	r3, r2
  401f0c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401f0e:	69e1      	ldr	r1, [r4, #28]
  401f10:	4648      	mov	r0, r9
  401f12:	465a      	mov	r2, fp
  401f14:	47b8      	blx	r7
  401f16:	1e07      	subs	r7, r0, #0
  401f18:	ddd1      	ble.n	401ebe <__sfvwrite_r+0x13a>
  401f1a:	ebb8 0807 	subs.w	r8, r8, r7
  401f1e:	d025      	beq.n	401f6c <__sfvwrite_r+0x1e8>
  401f20:	68b3      	ldr	r3, [r6, #8]
  401f22:	1bdb      	subs	r3, r3, r7
  401f24:	44bb      	add	fp, r7
  401f26:	ebc7 0a0a 	rsb	sl, r7, sl
  401f2a:	60b3      	str	r3, [r6, #8]
  401f2c:	2b00      	cmp	r3, #0
  401f2e:	f43f af5a 	beq.w	401de6 <__sfvwrite_r+0x62>
  401f32:	f1ba 0f00 	cmp.w	sl, #0
  401f36:	d1d2      	bne.n	401ede <__sfvwrite_r+0x15a>
  401f38:	2300      	movs	r3, #0
  401f3a:	f8d5 b000 	ldr.w	fp, [r5]
  401f3e:	f8d5 a004 	ldr.w	sl, [r5, #4]
  401f42:	9300      	str	r3, [sp, #0]
  401f44:	3508      	adds	r5, #8
  401f46:	e7c7      	b.n	401ed8 <__sfvwrite_r+0x154>
  401f48:	4638      	mov	r0, r7
  401f4a:	e780      	b.n	401e4e <__sfvwrite_r+0xca>
  401f4c:	461a      	mov	r2, r3
  401f4e:	4659      	mov	r1, fp
  401f50:	9301      	str	r3, [sp, #4]
  401f52:	f000 fcbb 	bl	4028cc <memmove>
  401f56:	68a2      	ldr	r2, [r4, #8]
  401f58:	6821      	ldr	r1, [r4, #0]
  401f5a:	9b01      	ldr	r3, [sp, #4]
  401f5c:	ebb8 0807 	subs.w	r8, r8, r7
  401f60:	eba2 0203 	sub.w	r2, r2, r3
  401f64:	440b      	add	r3, r1
  401f66:	60a2      	str	r2, [r4, #8]
  401f68:	6023      	str	r3, [r4, #0]
  401f6a:	d1d9      	bne.n	401f20 <__sfvwrite_r+0x19c>
  401f6c:	4648      	mov	r0, r9
  401f6e:	4621      	mov	r1, r4
  401f70:	f7ff fd2e 	bl	4019d0 <_fflush_r>
  401f74:	2800      	cmp	r0, #0
  401f76:	d1a2      	bne.n	401ebe <__sfvwrite_r+0x13a>
  401f78:	f8cd 8000 	str.w	r8, [sp]
  401f7c:	e7d0      	b.n	401f20 <__sfvwrite_r+0x19c>
  401f7e:	6820      	ldr	r0, [r4, #0]
  401f80:	4647      	mov	r7, r8
  401f82:	46c2      	mov	sl, r8
  401f84:	e757      	b.n	401e36 <__sfvwrite_r+0xb2>
  401f86:	4658      	mov	r0, fp
  401f88:	210a      	movs	r1, #10
  401f8a:	4652      	mov	r2, sl
  401f8c:	f000 fbba 	bl	402704 <memchr>
  401f90:	2800      	cmp	r0, #0
  401f92:	d073      	beq.n	40207c <__sfvwrite_r+0x2f8>
  401f94:	3001      	adds	r0, #1
  401f96:	2301      	movs	r3, #1
  401f98:	ebcb 0800 	rsb	r8, fp, r0
  401f9c:	9300      	str	r3, [sp, #0]
  401f9e:	e7a1      	b.n	401ee4 <__sfvwrite_r+0x160>
  401fa0:	6967      	ldr	r7, [r4, #20]
  401fa2:	6921      	ldr	r1, [r4, #16]
  401fa4:	6823      	ldr	r3, [r4, #0]
  401fa6:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  401faa:	1a5b      	subs	r3, r3, r1
  401fac:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  401fb0:	1c58      	adds	r0, r3, #1
  401fb2:	107f      	asrs	r7, r7, #1
  401fb4:	4440      	add	r0, r8
  401fb6:	4287      	cmp	r7, r0
  401fb8:	463a      	mov	r2, r7
  401fba:	bf3c      	itt	cc
  401fbc:	4607      	movcc	r7, r0
  401fbe:	463a      	movcc	r2, r7
  401fc0:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  401fc4:	9300      	str	r3, [sp, #0]
  401fc6:	d046      	beq.n	402056 <__sfvwrite_r+0x2d2>
  401fc8:	4611      	mov	r1, r2
  401fca:	4648      	mov	r0, r9
  401fcc:	f000 f908 	bl	4021e0 <_malloc_r>
  401fd0:	9b00      	ldr	r3, [sp, #0]
  401fd2:	4682      	mov	sl, r0
  401fd4:	2800      	cmp	r0, #0
  401fd6:	d059      	beq.n	40208c <__sfvwrite_r+0x308>
  401fd8:	461a      	mov	r2, r3
  401fda:	6921      	ldr	r1, [r4, #16]
  401fdc:	9300      	str	r3, [sp, #0]
  401fde:	f000 fbdb 	bl	402798 <memcpy>
  401fe2:	89a2      	ldrh	r2, [r4, #12]
  401fe4:	9b00      	ldr	r3, [sp, #0]
  401fe6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  401fea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  401fee:	81a2      	strh	r2, [r4, #12]
  401ff0:	eb0a 0003 	add.w	r0, sl, r3
  401ff4:	1afb      	subs	r3, r7, r3
  401ff6:	f8c4 a010 	str.w	sl, [r4, #16]
  401ffa:	6167      	str	r7, [r4, #20]
  401ffc:	6020      	str	r0, [r4, #0]
  401ffe:	60a3      	str	r3, [r4, #8]
  402000:	4647      	mov	r7, r8
  402002:	46c2      	mov	sl, r8
  402004:	e717      	b.n	401e36 <__sfvwrite_r+0xb2>
  402006:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40200a:	4543      	cmp	r3, r8
  40200c:	bf28      	it	cs
  40200e:	4643      	movcs	r3, r8
  402010:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402012:	fb93 f3f2 	sdiv	r3, r3, r2
  402016:	4648      	mov	r0, r9
  402018:	fb03 f302 	mul.w	r3, r3, r2
  40201c:	69e1      	ldr	r1, [r4, #28]
  40201e:	465a      	mov	r2, fp
  402020:	47b8      	blx	r7
  402022:	2800      	cmp	r0, #0
  402024:	f73f af13 	bgt.w	401e4e <__sfvwrite_r+0xca>
  402028:	e749      	b.n	401ebe <__sfvwrite_r+0x13a>
  40202a:	4662      	mov	r2, ip
  40202c:	4659      	mov	r1, fp
  40202e:	f8cd c004 	str.w	ip, [sp, #4]
  402032:	f000 fc4b 	bl	4028cc <memmove>
  402036:	6823      	ldr	r3, [r4, #0]
  402038:	f8dd c004 	ldr.w	ip, [sp, #4]
  40203c:	4463      	add	r3, ip
  40203e:	6023      	str	r3, [r4, #0]
  402040:	4648      	mov	r0, r9
  402042:	4621      	mov	r1, r4
  402044:	f7ff fcc4 	bl	4019d0 <_fflush_r>
  402048:	f8dd c004 	ldr.w	ip, [sp, #4]
  40204c:	2800      	cmp	r0, #0
  40204e:	f47f af36 	bne.w	401ebe <__sfvwrite_r+0x13a>
  402052:	4667      	mov	r7, ip
  402054:	e761      	b.n	401f1a <__sfvwrite_r+0x196>
  402056:	4648      	mov	r0, r9
  402058:	f000 fca0 	bl	40299c <_realloc_r>
  40205c:	9b00      	ldr	r3, [sp, #0]
  40205e:	4682      	mov	sl, r0
  402060:	2800      	cmp	r0, #0
  402062:	d1c5      	bne.n	401ff0 <__sfvwrite_r+0x26c>
  402064:	4648      	mov	r0, r9
  402066:	6921      	ldr	r1, [r4, #16]
  402068:	f7ff fdb4 	bl	401bd4 <_free_r>
  40206c:	89a3      	ldrh	r3, [r4, #12]
  40206e:	220c      	movs	r2, #12
  402070:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402074:	b29b      	uxth	r3, r3
  402076:	f8c9 2000 	str.w	r2, [r9]
  40207a:	e721      	b.n	401ec0 <__sfvwrite_r+0x13c>
  40207c:	2301      	movs	r3, #1
  40207e:	f10a 0801 	add.w	r8, sl, #1
  402082:	9300      	str	r3, [sp, #0]
  402084:	e72e      	b.n	401ee4 <__sfvwrite_r+0x160>
  402086:	f04f 30ff 	mov.w	r0, #4294967295
  40208a:	e6ad      	b.n	401de8 <__sfvwrite_r+0x64>
  40208c:	230c      	movs	r3, #12
  40208e:	f8c9 3000 	str.w	r3, [r9]
  402092:	89a3      	ldrh	r3, [r4, #12]
  402094:	e714      	b.n	401ec0 <__sfvwrite_r+0x13c>
  402096:	bf00      	nop
  402098:	7ffffc00 	.word	0x7ffffc00

0040209c <_fwalk_reent>:
  40209c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4020a0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4020a4:	d01f      	beq.n	4020e6 <_fwalk_reent+0x4a>
  4020a6:	4688      	mov	r8, r1
  4020a8:	4606      	mov	r6, r0
  4020aa:	f04f 0900 	mov.w	r9, #0
  4020ae:	687d      	ldr	r5, [r7, #4]
  4020b0:	68bc      	ldr	r4, [r7, #8]
  4020b2:	3d01      	subs	r5, #1
  4020b4:	d411      	bmi.n	4020da <_fwalk_reent+0x3e>
  4020b6:	89a3      	ldrh	r3, [r4, #12]
  4020b8:	2b01      	cmp	r3, #1
  4020ba:	f105 35ff 	add.w	r5, r5, #4294967295
  4020be:	d908      	bls.n	4020d2 <_fwalk_reent+0x36>
  4020c0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4020c4:	3301      	adds	r3, #1
  4020c6:	4621      	mov	r1, r4
  4020c8:	4630      	mov	r0, r6
  4020ca:	d002      	beq.n	4020d2 <_fwalk_reent+0x36>
  4020cc:	47c0      	blx	r8
  4020ce:	ea49 0900 	orr.w	r9, r9, r0
  4020d2:	1c6b      	adds	r3, r5, #1
  4020d4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4020d8:	d1ed      	bne.n	4020b6 <_fwalk_reent+0x1a>
  4020da:	683f      	ldr	r7, [r7, #0]
  4020dc:	2f00      	cmp	r7, #0
  4020de:	d1e6      	bne.n	4020ae <_fwalk_reent+0x12>
  4020e0:	4648      	mov	r0, r9
  4020e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4020e6:	46b9      	mov	r9, r7
  4020e8:	4648      	mov	r0, r9
  4020ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4020ee:	bf00      	nop

004020f0 <__smakebuf_r>:
  4020f0:	898b      	ldrh	r3, [r1, #12]
  4020f2:	b29a      	uxth	r2, r3
  4020f4:	f012 0f02 	tst.w	r2, #2
  4020f8:	d13c      	bne.n	402174 <__smakebuf_r+0x84>
  4020fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020fc:	460c      	mov	r4, r1
  4020fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402102:	2900      	cmp	r1, #0
  402104:	b091      	sub	sp, #68	; 0x44
  402106:	4605      	mov	r5, r0
  402108:	db19      	blt.n	40213e <__smakebuf_r+0x4e>
  40210a:	aa01      	add	r2, sp, #4
  40210c:	f000 ff4a 	bl	402fa4 <_fstat_r>
  402110:	2800      	cmp	r0, #0
  402112:	db12      	blt.n	40213a <__smakebuf_r+0x4a>
  402114:	9b02      	ldr	r3, [sp, #8]
  402116:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40211a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40211e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402122:	fab7 f787 	clz	r7, r7
  402126:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40212a:	d02a      	beq.n	402182 <__smakebuf_r+0x92>
  40212c:	89a3      	ldrh	r3, [r4, #12]
  40212e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402132:	81a3      	strh	r3, [r4, #12]
  402134:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402138:	e00b      	b.n	402152 <__smakebuf_r+0x62>
  40213a:	89a3      	ldrh	r3, [r4, #12]
  40213c:	b29a      	uxth	r2, r3
  40213e:	f012 0f80 	tst.w	r2, #128	; 0x80
  402142:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402146:	81a3      	strh	r3, [r4, #12]
  402148:	bf0c      	ite	eq
  40214a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40214e:	2640      	movne	r6, #64	; 0x40
  402150:	2700      	movs	r7, #0
  402152:	4628      	mov	r0, r5
  402154:	4631      	mov	r1, r6
  402156:	f000 f843 	bl	4021e0 <_malloc_r>
  40215a:	89a3      	ldrh	r3, [r4, #12]
  40215c:	b340      	cbz	r0, 4021b0 <__smakebuf_r+0xc0>
  40215e:	4a1a      	ldr	r2, [pc, #104]	; (4021c8 <__smakebuf_r+0xd8>)
  402160:	63ea      	str	r2, [r5, #60]	; 0x3c
  402162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402166:	81a3      	strh	r3, [r4, #12]
  402168:	6020      	str	r0, [r4, #0]
  40216a:	6120      	str	r0, [r4, #16]
  40216c:	6166      	str	r6, [r4, #20]
  40216e:	b99f      	cbnz	r7, 402198 <__smakebuf_r+0xa8>
  402170:	b011      	add	sp, #68	; 0x44
  402172:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402174:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402178:	2201      	movs	r2, #1
  40217a:	600b      	str	r3, [r1, #0]
  40217c:	610b      	str	r3, [r1, #16]
  40217e:	614a      	str	r2, [r1, #20]
  402180:	4770      	bx	lr
  402182:	4b12      	ldr	r3, [pc, #72]	; (4021cc <__smakebuf_r+0xdc>)
  402184:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402186:	429a      	cmp	r2, r3
  402188:	d1d0      	bne.n	40212c <__smakebuf_r+0x3c>
  40218a:	89a3      	ldrh	r3, [r4, #12]
  40218c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402190:	4333      	orrs	r3, r6
  402192:	81a3      	strh	r3, [r4, #12]
  402194:	64e6      	str	r6, [r4, #76]	; 0x4c
  402196:	e7dc      	b.n	402152 <__smakebuf_r+0x62>
  402198:	4628      	mov	r0, r5
  40219a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40219e:	f000 ff15 	bl	402fcc <_isatty_r>
  4021a2:	2800      	cmp	r0, #0
  4021a4:	d0e4      	beq.n	402170 <__smakebuf_r+0x80>
  4021a6:	89a3      	ldrh	r3, [r4, #12]
  4021a8:	f043 0301 	orr.w	r3, r3, #1
  4021ac:	81a3      	strh	r3, [r4, #12]
  4021ae:	e7df      	b.n	402170 <__smakebuf_r+0x80>
  4021b0:	059a      	lsls	r2, r3, #22
  4021b2:	d4dd      	bmi.n	402170 <__smakebuf_r+0x80>
  4021b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4021b8:	f043 0302 	orr.w	r3, r3, #2
  4021bc:	2101      	movs	r1, #1
  4021be:	81a3      	strh	r3, [r4, #12]
  4021c0:	6022      	str	r2, [r4, #0]
  4021c2:	6122      	str	r2, [r4, #16]
  4021c4:	6161      	str	r1, [r4, #20]
  4021c6:	e7d3      	b.n	402170 <__smakebuf_r+0x80>
  4021c8:	004019fd 	.word	0x004019fd
  4021cc:	00402e09 	.word	0x00402e09

004021d0 <malloc>:
  4021d0:	4b02      	ldr	r3, [pc, #8]	; (4021dc <malloc+0xc>)
  4021d2:	4601      	mov	r1, r0
  4021d4:	6818      	ldr	r0, [r3, #0]
  4021d6:	f000 b803 	b.w	4021e0 <_malloc_r>
  4021da:	bf00      	nop
  4021dc:	20000438 	.word	0x20000438

004021e0 <_malloc_r>:
  4021e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4021e4:	f101 050b 	add.w	r5, r1, #11
  4021e8:	2d16      	cmp	r5, #22
  4021ea:	b083      	sub	sp, #12
  4021ec:	4606      	mov	r6, r0
  4021ee:	d927      	bls.n	402240 <_malloc_r+0x60>
  4021f0:	f035 0507 	bics.w	r5, r5, #7
  4021f4:	f100 80b6 	bmi.w	402364 <_malloc_r+0x184>
  4021f8:	42a9      	cmp	r1, r5
  4021fa:	f200 80b3 	bhi.w	402364 <_malloc_r+0x184>
  4021fe:	f000 fbc9 	bl	402994 <__malloc_lock>
  402202:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402206:	d222      	bcs.n	40224e <_malloc_r+0x6e>
  402208:	4fc2      	ldr	r7, [pc, #776]	; (402514 <_malloc_r+0x334>)
  40220a:	08e8      	lsrs	r0, r5, #3
  40220c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402210:	68dc      	ldr	r4, [r3, #12]
  402212:	429c      	cmp	r4, r3
  402214:	f000 81c8 	beq.w	4025a8 <_malloc_r+0x3c8>
  402218:	6863      	ldr	r3, [r4, #4]
  40221a:	68e1      	ldr	r1, [r4, #12]
  40221c:	68a5      	ldr	r5, [r4, #8]
  40221e:	f023 0303 	bic.w	r3, r3, #3
  402222:	4423      	add	r3, r4
  402224:	4630      	mov	r0, r6
  402226:	685a      	ldr	r2, [r3, #4]
  402228:	60e9      	str	r1, [r5, #12]
  40222a:	f042 0201 	orr.w	r2, r2, #1
  40222e:	608d      	str	r5, [r1, #8]
  402230:	605a      	str	r2, [r3, #4]
  402232:	f000 fbb1 	bl	402998 <__malloc_unlock>
  402236:	3408      	adds	r4, #8
  402238:	4620      	mov	r0, r4
  40223a:	b003      	add	sp, #12
  40223c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402240:	2910      	cmp	r1, #16
  402242:	f200 808f 	bhi.w	402364 <_malloc_r+0x184>
  402246:	f000 fba5 	bl	402994 <__malloc_lock>
  40224a:	2510      	movs	r5, #16
  40224c:	e7dc      	b.n	402208 <_malloc_r+0x28>
  40224e:	0a68      	lsrs	r0, r5, #9
  402250:	f000 808f 	beq.w	402372 <_malloc_r+0x192>
  402254:	2804      	cmp	r0, #4
  402256:	f200 8154 	bhi.w	402502 <_malloc_r+0x322>
  40225a:	09a8      	lsrs	r0, r5, #6
  40225c:	3038      	adds	r0, #56	; 0x38
  40225e:	0041      	lsls	r1, r0, #1
  402260:	4fac      	ldr	r7, [pc, #688]	; (402514 <_malloc_r+0x334>)
  402262:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402266:	68cc      	ldr	r4, [r1, #12]
  402268:	42a1      	cmp	r1, r4
  40226a:	d106      	bne.n	40227a <_malloc_r+0x9a>
  40226c:	e00c      	b.n	402288 <_malloc_r+0xa8>
  40226e:	2a00      	cmp	r2, #0
  402270:	f280 8082 	bge.w	402378 <_malloc_r+0x198>
  402274:	68e4      	ldr	r4, [r4, #12]
  402276:	42a1      	cmp	r1, r4
  402278:	d006      	beq.n	402288 <_malloc_r+0xa8>
  40227a:	6863      	ldr	r3, [r4, #4]
  40227c:	f023 0303 	bic.w	r3, r3, #3
  402280:	1b5a      	subs	r2, r3, r5
  402282:	2a0f      	cmp	r2, #15
  402284:	ddf3      	ble.n	40226e <_malloc_r+0x8e>
  402286:	3801      	subs	r0, #1
  402288:	3001      	adds	r0, #1
  40228a:	49a2      	ldr	r1, [pc, #648]	; (402514 <_malloc_r+0x334>)
  40228c:	693c      	ldr	r4, [r7, #16]
  40228e:	f101 0e08 	add.w	lr, r1, #8
  402292:	4574      	cmp	r4, lr
  402294:	f000 817d 	beq.w	402592 <_malloc_r+0x3b2>
  402298:	6863      	ldr	r3, [r4, #4]
  40229a:	f023 0303 	bic.w	r3, r3, #3
  40229e:	1b5a      	subs	r2, r3, r5
  4022a0:	2a0f      	cmp	r2, #15
  4022a2:	f300 8163 	bgt.w	40256c <_malloc_r+0x38c>
  4022a6:	2a00      	cmp	r2, #0
  4022a8:	f8c1 e014 	str.w	lr, [r1, #20]
  4022ac:	f8c1 e010 	str.w	lr, [r1, #16]
  4022b0:	da73      	bge.n	40239a <_malloc_r+0x1ba>
  4022b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4022b6:	f080 8139 	bcs.w	40252c <_malloc_r+0x34c>
  4022ba:	08db      	lsrs	r3, r3, #3
  4022bc:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4022c0:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4022c4:	684a      	ldr	r2, [r1, #4]
  4022c6:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4022ca:	f8c4 9008 	str.w	r9, [r4, #8]
  4022ce:	2301      	movs	r3, #1
  4022d0:	fa03 f30c 	lsl.w	r3, r3, ip
  4022d4:	4313      	orrs	r3, r2
  4022d6:	f8c4 800c 	str.w	r8, [r4, #12]
  4022da:	604b      	str	r3, [r1, #4]
  4022dc:	f8c8 4008 	str.w	r4, [r8, #8]
  4022e0:	f8c9 400c 	str.w	r4, [r9, #12]
  4022e4:	1082      	asrs	r2, r0, #2
  4022e6:	2401      	movs	r4, #1
  4022e8:	4094      	lsls	r4, r2
  4022ea:	429c      	cmp	r4, r3
  4022ec:	d862      	bhi.n	4023b4 <_malloc_r+0x1d4>
  4022ee:	4223      	tst	r3, r4
  4022f0:	d106      	bne.n	402300 <_malloc_r+0x120>
  4022f2:	f020 0003 	bic.w	r0, r0, #3
  4022f6:	0064      	lsls	r4, r4, #1
  4022f8:	4223      	tst	r3, r4
  4022fa:	f100 0004 	add.w	r0, r0, #4
  4022fe:	d0fa      	beq.n	4022f6 <_malloc_r+0x116>
  402300:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402304:	46c4      	mov	ip, r8
  402306:	4681      	mov	r9, r0
  402308:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40230c:	459c      	cmp	ip, r3
  40230e:	d107      	bne.n	402320 <_malloc_r+0x140>
  402310:	e141      	b.n	402596 <_malloc_r+0x3b6>
  402312:	2900      	cmp	r1, #0
  402314:	f280 8151 	bge.w	4025ba <_malloc_r+0x3da>
  402318:	68db      	ldr	r3, [r3, #12]
  40231a:	459c      	cmp	ip, r3
  40231c:	f000 813b 	beq.w	402596 <_malloc_r+0x3b6>
  402320:	685a      	ldr	r2, [r3, #4]
  402322:	f022 0203 	bic.w	r2, r2, #3
  402326:	1b51      	subs	r1, r2, r5
  402328:	290f      	cmp	r1, #15
  40232a:	ddf2      	ble.n	402312 <_malloc_r+0x132>
  40232c:	461c      	mov	r4, r3
  40232e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402332:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402336:	195a      	adds	r2, r3, r5
  402338:	f045 0901 	orr.w	r9, r5, #1
  40233c:	f041 0501 	orr.w	r5, r1, #1
  402340:	f8c3 9004 	str.w	r9, [r3, #4]
  402344:	4630      	mov	r0, r6
  402346:	f8c8 c00c 	str.w	ip, [r8, #12]
  40234a:	f8cc 8008 	str.w	r8, [ip, #8]
  40234e:	617a      	str	r2, [r7, #20]
  402350:	613a      	str	r2, [r7, #16]
  402352:	f8c2 e00c 	str.w	lr, [r2, #12]
  402356:	f8c2 e008 	str.w	lr, [r2, #8]
  40235a:	6055      	str	r5, [r2, #4]
  40235c:	5051      	str	r1, [r2, r1]
  40235e:	f000 fb1b 	bl	402998 <__malloc_unlock>
  402362:	e769      	b.n	402238 <_malloc_r+0x58>
  402364:	2400      	movs	r4, #0
  402366:	230c      	movs	r3, #12
  402368:	4620      	mov	r0, r4
  40236a:	6033      	str	r3, [r6, #0]
  40236c:	b003      	add	sp, #12
  40236e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402372:	217e      	movs	r1, #126	; 0x7e
  402374:	203f      	movs	r0, #63	; 0x3f
  402376:	e773      	b.n	402260 <_malloc_r+0x80>
  402378:	4423      	add	r3, r4
  40237a:	68e1      	ldr	r1, [r4, #12]
  40237c:	685a      	ldr	r2, [r3, #4]
  40237e:	68a5      	ldr	r5, [r4, #8]
  402380:	f042 0201 	orr.w	r2, r2, #1
  402384:	60e9      	str	r1, [r5, #12]
  402386:	4630      	mov	r0, r6
  402388:	608d      	str	r5, [r1, #8]
  40238a:	605a      	str	r2, [r3, #4]
  40238c:	f000 fb04 	bl	402998 <__malloc_unlock>
  402390:	3408      	adds	r4, #8
  402392:	4620      	mov	r0, r4
  402394:	b003      	add	sp, #12
  402396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40239a:	4423      	add	r3, r4
  40239c:	4630      	mov	r0, r6
  40239e:	685a      	ldr	r2, [r3, #4]
  4023a0:	f042 0201 	orr.w	r2, r2, #1
  4023a4:	605a      	str	r2, [r3, #4]
  4023a6:	f000 faf7 	bl	402998 <__malloc_unlock>
  4023aa:	3408      	adds	r4, #8
  4023ac:	4620      	mov	r0, r4
  4023ae:	b003      	add	sp, #12
  4023b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023b4:	68bc      	ldr	r4, [r7, #8]
  4023b6:	6863      	ldr	r3, [r4, #4]
  4023b8:	f023 0803 	bic.w	r8, r3, #3
  4023bc:	4545      	cmp	r5, r8
  4023be:	d804      	bhi.n	4023ca <_malloc_r+0x1ea>
  4023c0:	ebc5 0308 	rsb	r3, r5, r8
  4023c4:	2b0f      	cmp	r3, #15
  4023c6:	f300 808c 	bgt.w	4024e2 <_malloc_r+0x302>
  4023ca:	4b53      	ldr	r3, [pc, #332]	; (402518 <_malloc_r+0x338>)
  4023cc:	f8df a158 	ldr.w	sl, [pc, #344]	; 402528 <_malloc_r+0x348>
  4023d0:	681a      	ldr	r2, [r3, #0]
  4023d2:	f8da 3000 	ldr.w	r3, [sl]
  4023d6:	3301      	adds	r3, #1
  4023d8:	442a      	add	r2, r5
  4023da:	eb04 0b08 	add.w	fp, r4, r8
  4023de:	f000 8150 	beq.w	402682 <_malloc_r+0x4a2>
  4023e2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4023e6:	320f      	adds	r2, #15
  4023e8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4023ec:	f022 020f 	bic.w	r2, r2, #15
  4023f0:	4611      	mov	r1, r2
  4023f2:	4630      	mov	r0, r6
  4023f4:	9201      	str	r2, [sp, #4]
  4023f6:	f000 fcc7 	bl	402d88 <_sbrk_r>
  4023fa:	f1b0 3fff 	cmp.w	r0, #4294967295
  4023fe:	4681      	mov	r9, r0
  402400:	9a01      	ldr	r2, [sp, #4]
  402402:	f000 8147 	beq.w	402694 <_malloc_r+0x4b4>
  402406:	4583      	cmp	fp, r0
  402408:	f200 80ee 	bhi.w	4025e8 <_malloc_r+0x408>
  40240c:	4b43      	ldr	r3, [pc, #268]	; (40251c <_malloc_r+0x33c>)
  40240e:	6819      	ldr	r1, [r3, #0]
  402410:	45cb      	cmp	fp, r9
  402412:	4411      	add	r1, r2
  402414:	6019      	str	r1, [r3, #0]
  402416:	f000 8142 	beq.w	40269e <_malloc_r+0x4be>
  40241a:	f8da 0000 	ldr.w	r0, [sl]
  40241e:	f8df e108 	ldr.w	lr, [pc, #264]	; 402528 <_malloc_r+0x348>
  402422:	3001      	adds	r0, #1
  402424:	bf1b      	ittet	ne
  402426:	ebcb 0b09 	rsbne	fp, fp, r9
  40242a:	4459      	addne	r1, fp
  40242c:	f8ce 9000 	streq.w	r9, [lr]
  402430:	6019      	strne	r1, [r3, #0]
  402432:	f019 0107 	ands.w	r1, r9, #7
  402436:	f000 8107 	beq.w	402648 <_malloc_r+0x468>
  40243a:	f1c1 0008 	rsb	r0, r1, #8
  40243e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402442:	4481      	add	r9, r0
  402444:	3108      	adds	r1, #8
  402446:	444a      	add	r2, r9
  402448:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40244c:	ebc2 0a01 	rsb	sl, r2, r1
  402450:	4651      	mov	r1, sl
  402452:	4630      	mov	r0, r6
  402454:	9301      	str	r3, [sp, #4]
  402456:	f000 fc97 	bl	402d88 <_sbrk_r>
  40245a:	1c43      	adds	r3, r0, #1
  40245c:	9b01      	ldr	r3, [sp, #4]
  40245e:	f000 812c 	beq.w	4026ba <_malloc_r+0x4da>
  402462:	ebc9 0200 	rsb	r2, r9, r0
  402466:	4452      	add	r2, sl
  402468:	f042 0201 	orr.w	r2, r2, #1
  40246c:	6819      	ldr	r1, [r3, #0]
  40246e:	f8c7 9008 	str.w	r9, [r7, #8]
  402472:	4451      	add	r1, sl
  402474:	42bc      	cmp	r4, r7
  402476:	f8c9 2004 	str.w	r2, [r9, #4]
  40247a:	6019      	str	r1, [r3, #0]
  40247c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 40251c <_malloc_r+0x33c>
  402480:	d016      	beq.n	4024b0 <_malloc_r+0x2d0>
  402482:	f1b8 0f0f 	cmp.w	r8, #15
  402486:	f240 80ee 	bls.w	402666 <_malloc_r+0x486>
  40248a:	6862      	ldr	r2, [r4, #4]
  40248c:	f1a8 030c 	sub.w	r3, r8, #12
  402490:	f023 0307 	bic.w	r3, r3, #7
  402494:	18e0      	adds	r0, r4, r3
  402496:	f002 0201 	and.w	r2, r2, #1
  40249a:	f04f 0e05 	mov.w	lr, #5
  40249e:	431a      	orrs	r2, r3
  4024a0:	2b0f      	cmp	r3, #15
  4024a2:	6062      	str	r2, [r4, #4]
  4024a4:	f8c0 e004 	str.w	lr, [r0, #4]
  4024a8:	f8c0 e008 	str.w	lr, [r0, #8]
  4024ac:	f200 8109 	bhi.w	4026c2 <_malloc_r+0x4e2>
  4024b0:	4b1b      	ldr	r3, [pc, #108]	; (402520 <_malloc_r+0x340>)
  4024b2:	68bc      	ldr	r4, [r7, #8]
  4024b4:	681a      	ldr	r2, [r3, #0]
  4024b6:	4291      	cmp	r1, r2
  4024b8:	bf88      	it	hi
  4024ba:	6019      	strhi	r1, [r3, #0]
  4024bc:	4b19      	ldr	r3, [pc, #100]	; (402524 <_malloc_r+0x344>)
  4024be:	681a      	ldr	r2, [r3, #0]
  4024c0:	4291      	cmp	r1, r2
  4024c2:	6862      	ldr	r2, [r4, #4]
  4024c4:	bf88      	it	hi
  4024c6:	6019      	strhi	r1, [r3, #0]
  4024c8:	f022 0203 	bic.w	r2, r2, #3
  4024cc:	4295      	cmp	r5, r2
  4024ce:	eba2 0305 	sub.w	r3, r2, r5
  4024d2:	d801      	bhi.n	4024d8 <_malloc_r+0x2f8>
  4024d4:	2b0f      	cmp	r3, #15
  4024d6:	dc04      	bgt.n	4024e2 <_malloc_r+0x302>
  4024d8:	4630      	mov	r0, r6
  4024da:	f000 fa5d 	bl	402998 <__malloc_unlock>
  4024de:	2400      	movs	r4, #0
  4024e0:	e6aa      	b.n	402238 <_malloc_r+0x58>
  4024e2:	1962      	adds	r2, r4, r5
  4024e4:	f043 0301 	orr.w	r3, r3, #1
  4024e8:	f045 0501 	orr.w	r5, r5, #1
  4024ec:	6065      	str	r5, [r4, #4]
  4024ee:	4630      	mov	r0, r6
  4024f0:	60ba      	str	r2, [r7, #8]
  4024f2:	6053      	str	r3, [r2, #4]
  4024f4:	f000 fa50 	bl	402998 <__malloc_unlock>
  4024f8:	3408      	adds	r4, #8
  4024fa:	4620      	mov	r0, r4
  4024fc:	b003      	add	sp, #12
  4024fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402502:	2814      	cmp	r0, #20
  402504:	d968      	bls.n	4025d8 <_malloc_r+0x3f8>
  402506:	2854      	cmp	r0, #84	; 0x54
  402508:	f200 8097 	bhi.w	40263a <_malloc_r+0x45a>
  40250c:	0b28      	lsrs	r0, r5, #12
  40250e:	306e      	adds	r0, #110	; 0x6e
  402510:	0041      	lsls	r1, r0, #1
  402512:	e6a5      	b.n	402260 <_malloc_r+0x80>
  402514:	2000043c 	.word	0x2000043c
  402518:	200008f4 	.word	0x200008f4
  40251c:	200008f8 	.word	0x200008f8
  402520:	200008f0 	.word	0x200008f0
  402524:	200008ec 	.word	0x200008ec
  402528:	20000848 	.word	0x20000848
  40252c:	0a5a      	lsrs	r2, r3, #9
  40252e:	2a04      	cmp	r2, #4
  402530:	d955      	bls.n	4025de <_malloc_r+0x3fe>
  402532:	2a14      	cmp	r2, #20
  402534:	f200 80a7 	bhi.w	402686 <_malloc_r+0x4a6>
  402538:	325b      	adds	r2, #91	; 0x5b
  40253a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40253e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402542:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 402700 <_malloc_r+0x520>
  402546:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40254a:	4561      	cmp	r1, ip
  40254c:	d07f      	beq.n	40264e <_malloc_r+0x46e>
  40254e:	684a      	ldr	r2, [r1, #4]
  402550:	f022 0203 	bic.w	r2, r2, #3
  402554:	4293      	cmp	r3, r2
  402556:	d202      	bcs.n	40255e <_malloc_r+0x37e>
  402558:	6889      	ldr	r1, [r1, #8]
  40255a:	458c      	cmp	ip, r1
  40255c:	d1f7      	bne.n	40254e <_malloc_r+0x36e>
  40255e:	68ca      	ldr	r2, [r1, #12]
  402560:	687b      	ldr	r3, [r7, #4]
  402562:	60e2      	str	r2, [r4, #12]
  402564:	60a1      	str	r1, [r4, #8]
  402566:	6094      	str	r4, [r2, #8]
  402568:	60cc      	str	r4, [r1, #12]
  40256a:	e6bb      	b.n	4022e4 <_malloc_r+0x104>
  40256c:	1963      	adds	r3, r4, r5
  40256e:	f042 0701 	orr.w	r7, r2, #1
  402572:	f045 0501 	orr.w	r5, r5, #1
  402576:	6065      	str	r5, [r4, #4]
  402578:	4630      	mov	r0, r6
  40257a:	614b      	str	r3, [r1, #20]
  40257c:	610b      	str	r3, [r1, #16]
  40257e:	f8c3 e00c 	str.w	lr, [r3, #12]
  402582:	f8c3 e008 	str.w	lr, [r3, #8]
  402586:	605f      	str	r7, [r3, #4]
  402588:	509a      	str	r2, [r3, r2]
  40258a:	3408      	adds	r4, #8
  40258c:	f000 fa04 	bl	402998 <__malloc_unlock>
  402590:	e652      	b.n	402238 <_malloc_r+0x58>
  402592:	684b      	ldr	r3, [r1, #4]
  402594:	e6a6      	b.n	4022e4 <_malloc_r+0x104>
  402596:	f109 0901 	add.w	r9, r9, #1
  40259a:	f019 0f03 	tst.w	r9, #3
  40259e:	f10c 0c08 	add.w	ip, ip, #8
  4025a2:	f47f aeb1 	bne.w	402308 <_malloc_r+0x128>
  4025a6:	e02c      	b.n	402602 <_malloc_r+0x422>
  4025a8:	f104 0308 	add.w	r3, r4, #8
  4025ac:	6964      	ldr	r4, [r4, #20]
  4025ae:	42a3      	cmp	r3, r4
  4025b0:	bf08      	it	eq
  4025b2:	3002      	addeq	r0, #2
  4025b4:	f43f ae69 	beq.w	40228a <_malloc_r+0xaa>
  4025b8:	e62e      	b.n	402218 <_malloc_r+0x38>
  4025ba:	441a      	add	r2, r3
  4025bc:	461c      	mov	r4, r3
  4025be:	6851      	ldr	r1, [r2, #4]
  4025c0:	68db      	ldr	r3, [r3, #12]
  4025c2:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4025c6:	f041 0101 	orr.w	r1, r1, #1
  4025ca:	6051      	str	r1, [r2, #4]
  4025cc:	4630      	mov	r0, r6
  4025ce:	60eb      	str	r3, [r5, #12]
  4025d0:	609d      	str	r5, [r3, #8]
  4025d2:	f000 f9e1 	bl	402998 <__malloc_unlock>
  4025d6:	e62f      	b.n	402238 <_malloc_r+0x58>
  4025d8:	305b      	adds	r0, #91	; 0x5b
  4025da:	0041      	lsls	r1, r0, #1
  4025dc:	e640      	b.n	402260 <_malloc_r+0x80>
  4025de:	099a      	lsrs	r2, r3, #6
  4025e0:	3238      	adds	r2, #56	; 0x38
  4025e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4025e6:	e7aa      	b.n	40253e <_malloc_r+0x35e>
  4025e8:	42bc      	cmp	r4, r7
  4025ea:	4b45      	ldr	r3, [pc, #276]	; (402700 <_malloc_r+0x520>)
  4025ec:	f43f af0e 	beq.w	40240c <_malloc_r+0x22c>
  4025f0:	689c      	ldr	r4, [r3, #8]
  4025f2:	6862      	ldr	r2, [r4, #4]
  4025f4:	f022 0203 	bic.w	r2, r2, #3
  4025f8:	e768      	b.n	4024cc <_malloc_r+0x2ec>
  4025fa:	f8d8 8000 	ldr.w	r8, [r8]
  4025fe:	4598      	cmp	r8, r3
  402600:	d17c      	bne.n	4026fc <_malloc_r+0x51c>
  402602:	f010 0f03 	tst.w	r0, #3
  402606:	f1a8 0308 	sub.w	r3, r8, #8
  40260a:	f100 30ff 	add.w	r0, r0, #4294967295
  40260e:	d1f4      	bne.n	4025fa <_malloc_r+0x41a>
  402610:	687b      	ldr	r3, [r7, #4]
  402612:	ea23 0304 	bic.w	r3, r3, r4
  402616:	607b      	str	r3, [r7, #4]
  402618:	0064      	lsls	r4, r4, #1
  40261a:	429c      	cmp	r4, r3
  40261c:	f63f aeca 	bhi.w	4023b4 <_malloc_r+0x1d4>
  402620:	2c00      	cmp	r4, #0
  402622:	f43f aec7 	beq.w	4023b4 <_malloc_r+0x1d4>
  402626:	4223      	tst	r3, r4
  402628:	4648      	mov	r0, r9
  40262a:	f47f ae69 	bne.w	402300 <_malloc_r+0x120>
  40262e:	0064      	lsls	r4, r4, #1
  402630:	4223      	tst	r3, r4
  402632:	f100 0004 	add.w	r0, r0, #4
  402636:	d0fa      	beq.n	40262e <_malloc_r+0x44e>
  402638:	e662      	b.n	402300 <_malloc_r+0x120>
  40263a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40263e:	d818      	bhi.n	402672 <_malloc_r+0x492>
  402640:	0be8      	lsrs	r0, r5, #15
  402642:	3077      	adds	r0, #119	; 0x77
  402644:	0041      	lsls	r1, r0, #1
  402646:	e60b      	b.n	402260 <_malloc_r+0x80>
  402648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40264c:	e6fb      	b.n	402446 <_malloc_r+0x266>
  40264e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402652:	1092      	asrs	r2, r2, #2
  402654:	f04f 0c01 	mov.w	ip, #1
  402658:	fa0c f202 	lsl.w	r2, ip, r2
  40265c:	4313      	orrs	r3, r2
  40265e:	f8c8 3004 	str.w	r3, [r8, #4]
  402662:	460a      	mov	r2, r1
  402664:	e77d      	b.n	402562 <_malloc_r+0x382>
  402666:	2301      	movs	r3, #1
  402668:	f8c9 3004 	str.w	r3, [r9, #4]
  40266c:	464c      	mov	r4, r9
  40266e:	2200      	movs	r2, #0
  402670:	e72c      	b.n	4024cc <_malloc_r+0x2ec>
  402672:	f240 5354 	movw	r3, #1364	; 0x554
  402676:	4298      	cmp	r0, r3
  402678:	d81c      	bhi.n	4026b4 <_malloc_r+0x4d4>
  40267a:	0ca8      	lsrs	r0, r5, #18
  40267c:	307c      	adds	r0, #124	; 0x7c
  40267e:	0041      	lsls	r1, r0, #1
  402680:	e5ee      	b.n	402260 <_malloc_r+0x80>
  402682:	3210      	adds	r2, #16
  402684:	e6b4      	b.n	4023f0 <_malloc_r+0x210>
  402686:	2a54      	cmp	r2, #84	; 0x54
  402688:	d823      	bhi.n	4026d2 <_malloc_r+0x4f2>
  40268a:	0b1a      	lsrs	r2, r3, #12
  40268c:	326e      	adds	r2, #110	; 0x6e
  40268e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402692:	e754      	b.n	40253e <_malloc_r+0x35e>
  402694:	68bc      	ldr	r4, [r7, #8]
  402696:	6862      	ldr	r2, [r4, #4]
  402698:	f022 0203 	bic.w	r2, r2, #3
  40269c:	e716      	b.n	4024cc <_malloc_r+0x2ec>
  40269e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4026a2:	2800      	cmp	r0, #0
  4026a4:	f47f aeb9 	bne.w	40241a <_malloc_r+0x23a>
  4026a8:	4442      	add	r2, r8
  4026aa:	68bb      	ldr	r3, [r7, #8]
  4026ac:	f042 0201 	orr.w	r2, r2, #1
  4026b0:	605a      	str	r2, [r3, #4]
  4026b2:	e6fd      	b.n	4024b0 <_malloc_r+0x2d0>
  4026b4:	21fc      	movs	r1, #252	; 0xfc
  4026b6:	207e      	movs	r0, #126	; 0x7e
  4026b8:	e5d2      	b.n	402260 <_malloc_r+0x80>
  4026ba:	2201      	movs	r2, #1
  4026bc:	f04f 0a00 	mov.w	sl, #0
  4026c0:	e6d4      	b.n	40246c <_malloc_r+0x28c>
  4026c2:	f104 0108 	add.w	r1, r4, #8
  4026c6:	4630      	mov	r0, r6
  4026c8:	f7ff fa84 	bl	401bd4 <_free_r>
  4026cc:	f8da 1000 	ldr.w	r1, [sl]
  4026d0:	e6ee      	b.n	4024b0 <_malloc_r+0x2d0>
  4026d2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4026d6:	d804      	bhi.n	4026e2 <_malloc_r+0x502>
  4026d8:	0bda      	lsrs	r2, r3, #15
  4026da:	3277      	adds	r2, #119	; 0x77
  4026dc:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4026e0:	e72d      	b.n	40253e <_malloc_r+0x35e>
  4026e2:	f240 5154 	movw	r1, #1364	; 0x554
  4026e6:	428a      	cmp	r2, r1
  4026e8:	d804      	bhi.n	4026f4 <_malloc_r+0x514>
  4026ea:	0c9a      	lsrs	r2, r3, #18
  4026ec:	327c      	adds	r2, #124	; 0x7c
  4026ee:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4026f2:	e724      	b.n	40253e <_malloc_r+0x35e>
  4026f4:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4026f8:	227e      	movs	r2, #126	; 0x7e
  4026fa:	e720      	b.n	40253e <_malloc_r+0x35e>
  4026fc:	687b      	ldr	r3, [r7, #4]
  4026fe:	e78b      	b.n	402618 <_malloc_r+0x438>
  402700:	2000043c 	.word	0x2000043c

00402704 <memchr>:
  402704:	0783      	lsls	r3, r0, #30
  402706:	b470      	push	{r4, r5, r6}
  402708:	b2c9      	uxtb	r1, r1
  40270a:	d040      	beq.n	40278e <memchr+0x8a>
  40270c:	1e54      	subs	r4, r2, #1
  40270e:	2a00      	cmp	r2, #0
  402710:	d03f      	beq.n	402792 <memchr+0x8e>
  402712:	7803      	ldrb	r3, [r0, #0]
  402714:	428b      	cmp	r3, r1
  402716:	bf18      	it	ne
  402718:	1c43      	addne	r3, r0, #1
  40271a:	d106      	bne.n	40272a <memchr+0x26>
  40271c:	e01d      	b.n	40275a <memchr+0x56>
  40271e:	b1f4      	cbz	r4, 40275e <memchr+0x5a>
  402720:	7802      	ldrb	r2, [r0, #0]
  402722:	428a      	cmp	r2, r1
  402724:	f104 34ff 	add.w	r4, r4, #4294967295
  402728:	d017      	beq.n	40275a <memchr+0x56>
  40272a:	f013 0f03 	tst.w	r3, #3
  40272e:	4618      	mov	r0, r3
  402730:	f103 0301 	add.w	r3, r3, #1
  402734:	d1f3      	bne.n	40271e <memchr+0x1a>
  402736:	2c03      	cmp	r4, #3
  402738:	d814      	bhi.n	402764 <memchr+0x60>
  40273a:	b184      	cbz	r4, 40275e <memchr+0x5a>
  40273c:	7803      	ldrb	r3, [r0, #0]
  40273e:	428b      	cmp	r3, r1
  402740:	d00b      	beq.n	40275a <memchr+0x56>
  402742:	1905      	adds	r5, r0, r4
  402744:	1c43      	adds	r3, r0, #1
  402746:	e002      	b.n	40274e <memchr+0x4a>
  402748:	7802      	ldrb	r2, [r0, #0]
  40274a:	428a      	cmp	r2, r1
  40274c:	d005      	beq.n	40275a <memchr+0x56>
  40274e:	42ab      	cmp	r3, r5
  402750:	4618      	mov	r0, r3
  402752:	f103 0301 	add.w	r3, r3, #1
  402756:	d1f7      	bne.n	402748 <memchr+0x44>
  402758:	2000      	movs	r0, #0
  40275a:	bc70      	pop	{r4, r5, r6}
  40275c:	4770      	bx	lr
  40275e:	4620      	mov	r0, r4
  402760:	bc70      	pop	{r4, r5, r6}
  402762:	4770      	bx	lr
  402764:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402768:	4602      	mov	r2, r0
  40276a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40276e:	4610      	mov	r0, r2
  402770:	3204      	adds	r2, #4
  402772:	6803      	ldr	r3, [r0, #0]
  402774:	4073      	eors	r3, r6
  402776:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40277a:	ea25 0303 	bic.w	r3, r5, r3
  40277e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402782:	d1da      	bne.n	40273a <memchr+0x36>
  402784:	3c04      	subs	r4, #4
  402786:	2c03      	cmp	r4, #3
  402788:	4610      	mov	r0, r2
  40278a:	d8f0      	bhi.n	40276e <memchr+0x6a>
  40278c:	e7d5      	b.n	40273a <memchr+0x36>
  40278e:	4614      	mov	r4, r2
  402790:	e7d1      	b.n	402736 <memchr+0x32>
  402792:	4610      	mov	r0, r2
  402794:	e7e1      	b.n	40275a <memchr+0x56>
  402796:	bf00      	nop

00402798 <memcpy>:
  402798:	4684      	mov	ip, r0
  40279a:	ea41 0300 	orr.w	r3, r1, r0
  40279e:	f013 0303 	ands.w	r3, r3, #3
  4027a2:	d16d      	bne.n	402880 <memcpy+0xe8>
  4027a4:	3a40      	subs	r2, #64	; 0x40
  4027a6:	d341      	bcc.n	40282c <memcpy+0x94>
  4027a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027ac:	f840 3b04 	str.w	r3, [r0], #4
  4027b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4027b4:	f840 3b04 	str.w	r3, [r0], #4
  4027b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027bc:	f840 3b04 	str.w	r3, [r0], #4
  4027c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4027c4:	f840 3b04 	str.w	r3, [r0], #4
  4027c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027cc:	f840 3b04 	str.w	r3, [r0], #4
  4027d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4027d4:	f840 3b04 	str.w	r3, [r0], #4
  4027d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027dc:	f840 3b04 	str.w	r3, [r0], #4
  4027e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4027e4:	f840 3b04 	str.w	r3, [r0], #4
  4027e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027ec:	f840 3b04 	str.w	r3, [r0], #4
  4027f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4027f4:	f840 3b04 	str.w	r3, [r0], #4
  4027f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4027fc:	f840 3b04 	str.w	r3, [r0], #4
  402800:	f851 3b04 	ldr.w	r3, [r1], #4
  402804:	f840 3b04 	str.w	r3, [r0], #4
  402808:	f851 3b04 	ldr.w	r3, [r1], #4
  40280c:	f840 3b04 	str.w	r3, [r0], #4
  402810:	f851 3b04 	ldr.w	r3, [r1], #4
  402814:	f840 3b04 	str.w	r3, [r0], #4
  402818:	f851 3b04 	ldr.w	r3, [r1], #4
  40281c:	f840 3b04 	str.w	r3, [r0], #4
  402820:	f851 3b04 	ldr.w	r3, [r1], #4
  402824:	f840 3b04 	str.w	r3, [r0], #4
  402828:	3a40      	subs	r2, #64	; 0x40
  40282a:	d2bd      	bcs.n	4027a8 <memcpy+0x10>
  40282c:	3230      	adds	r2, #48	; 0x30
  40282e:	d311      	bcc.n	402854 <memcpy+0xbc>
  402830:	f851 3b04 	ldr.w	r3, [r1], #4
  402834:	f840 3b04 	str.w	r3, [r0], #4
  402838:	f851 3b04 	ldr.w	r3, [r1], #4
  40283c:	f840 3b04 	str.w	r3, [r0], #4
  402840:	f851 3b04 	ldr.w	r3, [r1], #4
  402844:	f840 3b04 	str.w	r3, [r0], #4
  402848:	f851 3b04 	ldr.w	r3, [r1], #4
  40284c:	f840 3b04 	str.w	r3, [r0], #4
  402850:	3a10      	subs	r2, #16
  402852:	d2ed      	bcs.n	402830 <memcpy+0x98>
  402854:	320c      	adds	r2, #12
  402856:	d305      	bcc.n	402864 <memcpy+0xcc>
  402858:	f851 3b04 	ldr.w	r3, [r1], #4
  40285c:	f840 3b04 	str.w	r3, [r0], #4
  402860:	3a04      	subs	r2, #4
  402862:	d2f9      	bcs.n	402858 <memcpy+0xc0>
  402864:	3204      	adds	r2, #4
  402866:	d008      	beq.n	40287a <memcpy+0xe2>
  402868:	07d2      	lsls	r2, r2, #31
  40286a:	bf1c      	itt	ne
  40286c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402870:	f800 3b01 	strbne.w	r3, [r0], #1
  402874:	d301      	bcc.n	40287a <memcpy+0xe2>
  402876:	880b      	ldrh	r3, [r1, #0]
  402878:	8003      	strh	r3, [r0, #0]
  40287a:	4660      	mov	r0, ip
  40287c:	4770      	bx	lr
  40287e:	bf00      	nop
  402880:	2a08      	cmp	r2, #8
  402882:	d313      	bcc.n	4028ac <memcpy+0x114>
  402884:	078b      	lsls	r3, r1, #30
  402886:	d08d      	beq.n	4027a4 <memcpy+0xc>
  402888:	f010 0303 	ands.w	r3, r0, #3
  40288c:	d08a      	beq.n	4027a4 <memcpy+0xc>
  40288e:	f1c3 0304 	rsb	r3, r3, #4
  402892:	1ad2      	subs	r2, r2, r3
  402894:	07db      	lsls	r3, r3, #31
  402896:	bf1c      	itt	ne
  402898:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40289c:	f800 3b01 	strbne.w	r3, [r0], #1
  4028a0:	d380      	bcc.n	4027a4 <memcpy+0xc>
  4028a2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4028a6:	f820 3b02 	strh.w	r3, [r0], #2
  4028aa:	e77b      	b.n	4027a4 <memcpy+0xc>
  4028ac:	3a04      	subs	r2, #4
  4028ae:	d3d9      	bcc.n	402864 <memcpy+0xcc>
  4028b0:	3a01      	subs	r2, #1
  4028b2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4028b6:	f800 3b01 	strb.w	r3, [r0], #1
  4028ba:	d2f9      	bcs.n	4028b0 <memcpy+0x118>
  4028bc:	780b      	ldrb	r3, [r1, #0]
  4028be:	7003      	strb	r3, [r0, #0]
  4028c0:	784b      	ldrb	r3, [r1, #1]
  4028c2:	7043      	strb	r3, [r0, #1]
  4028c4:	788b      	ldrb	r3, [r1, #2]
  4028c6:	7083      	strb	r3, [r0, #2]
  4028c8:	4660      	mov	r0, ip
  4028ca:	4770      	bx	lr

004028cc <memmove>:
  4028cc:	4288      	cmp	r0, r1
  4028ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  4028d0:	d90d      	bls.n	4028ee <memmove+0x22>
  4028d2:	188b      	adds	r3, r1, r2
  4028d4:	4298      	cmp	r0, r3
  4028d6:	d20a      	bcs.n	4028ee <memmove+0x22>
  4028d8:	1881      	adds	r1, r0, r2
  4028da:	2a00      	cmp	r2, #0
  4028dc:	d054      	beq.n	402988 <memmove+0xbc>
  4028de:	1a9a      	subs	r2, r3, r2
  4028e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4028e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4028e8:	4293      	cmp	r3, r2
  4028ea:	d1f9      	bne.n	4028e0 <memmove+0x14>
  4028ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4028ee:	2a0f      	cmp	r2, #15
  4028f0:	d948      	bls.n	402984 <memmove+0xb8>
  4028f2:	ea40 0301 	orr.w	r3, r0, r1
  4028f6:	079b      	lsls	r3, r3, #30
  4028f8:	d147      	bne.n	40298a <memmove+0xbe>
  4028fa:	f100 0410 	add.w	r4, r0, #16
  4028fe:	f101 0310 	add.w	r3, r1, #16
  402902:	4615      	mov	r5, r2
  402904:	f853 6c10 	ldr.w	r6, [r3, #-16]
  402908:	f844 6c10 	str.w	r6, [r4, #-16]
  40290c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  402910:	f844 6c0c 	str.w	r6, [r4, #-12]
  402914:	f853 6c08 	ldr.w	r6, [r3, #-8]
  402918:	f844 6c08 	str.w	r6, [r4, #-8]
  40291c:	3d10      	subs	r5, #16
  40291e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  402922:	f844 6c04 	str.w	r6, [r4, #-4]
  402926:	2d0f      	cmp	r5, #15
  402928:	f103 0310 	add.w	r3, r3, #16
  40292c:	f104 0410 	add.w	r4, r4, #16
  402930:	d8e8      	bhi.n	402904 <memmove+0x38>
  402932:	f1a2 0310 	sub.w	r3, r2, #16
  402936:	f023 030f 	bic.w	r3, r3, #15
  40293a:	f002 0e0f 	and.w	lr, r2, #15
  40293e:	3310      	adds	r3, #16
  402940:	f1be 0f03 	cmp.w	lr, #3
  402944:	4419      	add	r1, r3
  402946:	4403      	add	r3, r0
  402948:	d921      	bls.n	40298e <memmove+0xc2>
  40294a:	1f1e      	subs	r6, r3, #4
  40294c:	460d      	mov	r5, r1
  40294e:	4674      	mov	r4, lr
  402950:	3c04      	subs	r4, #4
  402952:	f855 7b04 	ldr.w	r7, [r5], #4
  402956:	f846 7f04 	str.w	r7, [r6, #4]!
  40295a:	2c03      	cmp	r4, #3
  40295c:	d8f8      	bhi.n	402950 <memmove+0x84>
  40295e:	f1ae 0404 	sub.w	r4, lr, #4
  402962:	f024 0403 	bic.w	r4, r4, #3
  402966:	3404      	adds	r4, #4
  402968:	4423      	add	r3, r4
  40296a:	4421      	add	r1, r4
  40296c:	f002 0203 	and.w	r2, r2, #3
  402970:	b152      	cbz	r2, 402988 <memmove+0xbc>
  402972:	3b01      	subs	r3, #1
  402974:	440a      	add	r2, r1
  402976:	f811 4b01 	ldrb.w	r4, [r1], #1
  40297a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40297e:	4291      	cmp	r1, r2
  402980:	d1f9      	bne.n	402976 <memmove+0xaa>
  402982:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402984:	4603      	mov	r3, r0
  402986:	e7f3      	b.n	402970 <memmove+0xa4>
  402988:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40298a:	4603      	mov	r3, r0
  40298c:	e7f1      	b.n	402972 <memmove+0xa6>
  40298e:	4672      	mov	r2, lr
  402990:	e7ee      	b.n	402970 <memmove+0xa4>
  402992:	bf00      	nop

00402994 <__malloc_lock>:
  402994:	4770      	bx	lr
  402996:	bf00      	nop

00402998 <__malloc_unlock>:
  402998:	4770      	bx	lr
  40299a:	bf00      	nop

0040299c <_realloc_r>:
  40299c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029a0:	4617      	mov	r7, r2
  4029a2:	b083      	sub	sp, #12
  4029a4:	460e      	mov	r6, r1
  4029a6:	2900      	cmp	r1, #0
  4029a8:	f000 80e7 	beq.w	402b7a <_realloc_r+0x1de>
  4029ac:	4681      	mov	r9, r0
  4029ae:	f107 050b 	add.w	r5, r7, #11
  4029b2:	f7ff ffef 	bl	402994 <__malloc_lock>
  4029b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4029ba:	2d16      	cmp	r5, #22
  4029bc:	f023 0403 	bic.w	r4, r3, #3
  4029c0:	f1a6 0808 	sub.w	r8, r6, #8
  4029c4:	d84c      	bhi.n	402a60 <_realloc_r+0xc4>
  4029c6:	2210      	movs	r2, #16
  4029c8:	4615      	mov	r5, r2
  4029ca:	42af      	cmp	r7, r5
  4029cc:	d84d      	bhi.n	402a6a <_realloc_r+0xce>
  4029ce:	4294      	cmp	r4, r2
  4029d0:	f280 8084 	bge.w	402adc <_realloc_r+0x140>
  4029d4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 402d84 <_realloc_r+0x3e8>
  4029d8:	f8db 0008 	ldr.w	r0, [fp, #8]
  4029dc:	eb08 0104 	add.w	r1, r8, r4
  4029e0:	4288      	cmp	r0, r1
  4029e2:	f000 80d6 	beq.w	402b92 <_realloc_r+0x1f6>
  4029e6:	6848      	ldr	r0, [r1, #4]
  4029e8:	f020 0e01 	bic.w	lr, r0, #1
  4029ec:	448e      	add	lr, r1
  4029ee:	f8de e004 	ldr.w	lr, [lr, #4]
  4029f2:	f01e 0f01 	tst.w	lr, #1
  4029f6:	d13f      	bne.n	402a78 <_realloc_r+0xdc>
  4029f8:	f020 0003 	bic.w	r0, r0, #3
  4029fc:	4420      	add	r0, r4
  4029fe:	4290      	cmp	r0, r2
  402a00:	f280 80c1 	bge.w	402b86 <_realloc_r+0x1ea>
  402a04:	07db      	lsls	r3, r3, #31
  402a06:	f100 808f 	bmi.w	402b28 <_realloc_r+0x18c>
  402a0a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  402a0e:	ebc3 0a08 	rsb	sl, r3, r8
  402a12:	f8da 3004 	ldr.w	r3, [sl, #4]
  402a16:	f023 0303 	bic.w	r3, r3, #3
  402a1a:	eb00 0e03 	add.w	lr, r0, r3
  402a1e:	4596      	cmp	lr, r2
  402a20:	db34      	blt.n	402a8c <_realloc_r+0xf0>
  402a22:	68cb      	ldr	r3, [r1, #12]
  402a24:	688a      	ldr	r2, [r1, #8]
  402a26:	4657      	mov	r7, sl
  402a28:	60d3      	str	r3, [r2, #12]
  402a2a:	609a      	str	r2, [r3, #8]
  402a2c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  402a30:	f8da 300c 	ldr.w	r3, [sl, #12]
  402a34:	60cb      	str	r3, [r1, #12]
  402a36:	1f22      	subs	r2, r4, #4
  402a38:	2a24      	cmp	r2, #36	; 0x24
  402a3a:	6099      	str	r1, [r3, #8]
  402a3c:	f200 8136 	bhi.w	402cac <_realloc_r+0x310>
  402a40:	2a13      	cmp	r2, #19
  402a42:	f240 80fd 	bls.w	402c40 <_realloc_r+0x2a4>
  402a46:	6833      	ldr	r3, [r6, #0]
  402a48:	f8ca 3008 	str.w	r3, [sl, #8]
  402a4c:	6873      	ldr	r3, [r6, #4]
  402a4e:	f8ca 300c 	str.w	r3, [sl, #12]
  402a52:	2a1b      	cmp	r2, #27
  402a54:	f200 8140 	bhi.w	402cd8 <_realloc_r+0x33c>
  402a58:	3608      	adds	r6, #8
  402a5a:	f10a 0310 	add.w	r3, sl, #16
  402a5e:	e0f0      	b.n	402c42 <_realloc_r+0x2a6>
  402a60:	f025 0507 	bic.w	r5, r5, #7
  402a64:	2d00      	cmp	r5, #0
  402a66:	462a      	mov	r2, r5
  402a68:	daaf      	bge.n	4029ca <_realloc_r+0x2e>
  402a6a:	230c      	movs	r3, #12
  402a6c:	2000      	movs	r0, #0
  402a6e:	f8c9 3000 	str.w	r3, [r9]
  402a72:	b003      	add	sp, #12
  402a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a78:	07d9      	lsls	r1, r3, #31
  402a7a:	d455      	bmi.n	402b28 <_realloc_r+0x18c>
  402a7c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  402a80:	ebc3 0a08 	rsb	sl, r3, r8
  402a84:	f8da 3004 	ldr.w	r3, [sl, #4]
  402a88:	f023 0303 	bic.w	r3, r3, #3
  402a8c:	4423      	add	r3, r4
  402a8e:	4293      	cmp	r3, r2
  402a90:	db4a      	blt.n	402b28 <_realloc_r+0x18c>
  402a92:	4657      	mov	r7, sl
  402a94:	f8da 100c 	ldr.w	r1, [sl, #12]
  402a98:	f857 0f08 	ldr.w	r0, [r7, #8]!
  402a9c:	1f22      	subs	r2, r4, #4
  402a9e:	2a24      	cmp	r2, #36	; 0x24
  402aa0:	60c1      	str	r1, [r0, #12]
  402aa2:	6088      	str	r0, [r1, #8]
  402aa4:	f200 810e 	bhi.w	402cc4 <_realloc_r+0x328>
  402aa8:	2a13      	cmp	r2, #19
  402aaa:	f240 8109 	bls.w	402cc0 <_realloc_r+0x324>
  402aae:	6831      	ldr	r1, [r6, #0]
  402ab0:	f8ca 1008 	str.w	r1, [sl, #8]
  402ab4:	6871      	ldr	r1, [r6, #4]
  402ab6:	f8ca 100c 	str.w	r1, [sl, #12]
  402aba:	2a1b      	cmp	r2, #27
  402abc:	f200 8121 	bhi.w	402d02 <_realloc_r+0x366>
  402ac0:	3608      	adds	r6, #8
  402ac2:	f10a 0210 	add.w	r2, sl, #16
  402ac6:	6831      	ldr	r1, [r6, #0]
  402ac8:	6011      	str	r1, [r2, #0]
  402aca:	6871      	ldr	r1, [r6, #4]
  402acc:	6051      	str	r1, [r2, #4]
  402ace:	68b1      	ldr	r1, [r6, #8]
  402ad0:	6091      	str	r1, [r2, #8]
  402ad2:	461c      	mov	r4, r3
  402ad4:	f8da 3004 	ldr.w	r3, [sl, #4]
  402ad8:	463e      	mov	r6, r7
  402ada:	46d0      	mov	r8, sl
  402adc:	1b62      	subs	r2, r4, r5
  402ade:	2a0f      	cmp	r2, #15
  402ae0:	f003 0301 	and.w	r3, r3, #1
  402ae4:	d80e      	bhi.n	402b04 <_realloc_r+0x168>
  402ae6:	4323      	orrs	r3, r4
  402ae8:	4444      	add	r4, r8
  402aea:	f8c8 3004 	str.w	r3, [r8, #4]
  402aee:	6863      	ldr	r3, [r4, #4]
  402af0:	f043 0301 	orr.w	r3, r3, #1
  402af4:	6063      	str	r3, [r4, #4]
  402af6:	4648      	mov	r0, r9
  402af8:	f7ff ff4e 	bl	402998 <__malloc_unlock>
  402afc:	4630      	mov	r0, r6
  402afe:	b003      	add	sp, #12
  402b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b04:	eb08 0105 	add.w	r1, r8, r5
  402b08:	431d      	orrs	r5, r3
  402b0a:	f042 0301 	orr.w	r3, r2, #1
  402b0e:	440a      	add	r2, r1
  402b10:	f8c8 5004 	str.w	r5, [r8, #4]
  402b14:	604b      	str	r3, [r1, #4]
  402b16:	6853      	ldr	r3, [r2, #4]
  402b18:	f043 0301 	orr.w	r3, r3, #1
  402b1c:	3108      	adds	r1, #8
  402b1e:	6053      	str	r3, [r2, #4]
  402b20:	4648      	mov	r0, r9
  402b22:	f7ff f857 	bl	401bd4 <_free_r>
  402b26:	e7e6      	b.n	402af6 <_realloc_r+0x15a>
  402b28:	4639      	mov	r1, r7
  402b2a:	4648      	mov	r0, r9
  402b2c:	f7ff fb58 	bl	4021e0 <_malloc_r>
  402b30:	4607      	mov	r7, r0
  402b32:	b1d8      	cbz	r0, 402b6c <_realloc_r+0x1d0>
  402b34:	f856 3c04 	ldr.w	r3, [r6, #-4]
  402b38:	f023 0201 	bic.w	r2, r3, #1
  402b3c:	4442      	add	r2, r8
  402b3e:	f1a0 0108 	sub.w	r1, r0, #8
  402b42:	4291      	cmp	r1, r2
  402b44:	f000 80ac 	beq.w	402ca0 <_realloc_r+0x304>
  402b48:	1f22      	subs	r2, r4, #4
  402b4a:	2a24      	cmp	r2, #36	; 0x24
  402b4c:	f200 8099 	bhi.w	402c82 <_realloc_r+0x2e6>
  402b50:	2a13      	cmp	r2, #19
  402b52:	d86a      	bhi.n	402c2a <_realloc_r+0x28e>
  402b54:	4603      	mov	r3, r0
  402b56:	4632      	mov	r2, r6
  402b58:	6811      	ldr	r1, [r2, #0]
  402b5a:	6019      	str	r1, [r3, #0]
  402b5c:	6851      	ldr	r1, [r2, #4]
  402b5e:	6059      	str	r1, [r3, #4]
  402b60:	6892      	ldr	r2, [r2, #8]
  402b62:	609a      	str	r2, [r3, #8]
  402b64:	4631      	mov	r1, r6
  402b66:	4648      	mov	r0, r9
  402b68:	f7ff f834 	bl	401bd4 <_free_r>
  402b6c:	4648      	mov	r0, r9
  402b6e:	f7ff ff13 	bl	402998 <__malloc_unlock>
  402b72:	4638      	mov	r0, r7
  402b74:	b003      	add	sp, #12
  402b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b7a:	4611      	mov	r1, r2
  402b7c:	b003      	add	sp, #12
  402b7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b82:	f7ff bb2d 	b.w	4021e0 <_malloc_r>
  402b86:	68ca      	ldr	r2, [r1, #12]
  402b88:	6889      	ldr	r1, [r1, #8]
  402b8a:	4604      	mov	r4, r0
  402b8c:	60ca      	str	r2, [r1, #12]
  402b8e:	6091      	str	r1, [r2, #8]
  402b90:	e7a4      	b.n	402adc <_realloc_r+0x140>
  402b92:	6841      	ldr	r1, [r0, #4]
  402b94:	f021 0103 	bic.w	r1, r1, #3
  402b98:	4421      	add	r1, r4
  402b9a:	f105 0010 	add.w	r0, r5, #16
  402b9e:	4281      	cmp	r1, r0
  402ba0:	da5b      	bge.n	402c5a <_realloc_r+0x2be>
  402ba2:	07db      	lsls	r3, r3, #31
  402ba4:	d4c0      	bmi.n	402b28 <_realloc_r+0x18c>
  402ba6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  402baa:	ebc3 0a08 	rsb	sl, r3, r8
  402bae:	f8da 3004 	ldr.w	r3, [sl, #4]
  402bb2:	f023 0303 	bic.w	r3, r3, #3
  402bb6:	eb01 0c03 	add.w	ip, r1, r3
  402bba:	4560      	cmp	r0, ip
  402bbc:	f73f af66 	bgt.w	402a8c <_realloc_r+0xf0>
  402bc0:	4657      	mov	r7, sl
  402bc2:	f8da 300c 	ldr.w	r3, [sl, #12]
  402bc6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  402bca:	1f22      	subs	r2, r4, #4
  402bcc:	2a24      	cmp	r2, #36	; 0x24
  402bce:	60cb      	str	r3, [r1, #12]
  402bd0:	6099      	str	r1, [r3, #8]
  402bd2:	f200 80b8 	bhi.w	402d46 <_realloc_r+0x3aa>
  402bd6:	2a13      	cmp	r2, #19
  402bd8:	f240 80a9 	bls.w	402d2e <_realloc_r+0x392>
  402bdc:	6833      	ldr	r3, [r6, #0]
  402bde:	f8ca 3008 	str.w	r3, [sl, #8]
  402be2:	6873      	ldr	r3, [r6, #4]
  402be4:	f8ca 300c 	str.w	r3, [sl, #12]
  402be8:	2a1b      	cmp	r2, #27
  402bea:	f200 80b5 	bhi.w	402d58 <_realloc_r+0x3bc>
  402bee:	3608      	adds	r6, #8
  402bf0:	f10a 0310 	add.w	r3, sl, #16
  402bf4:	6832      	ldr	r2, [r6, #0]
  402bf6:	601a      	str	r2, [r3, #0]
  402bf8:	6872      	ldr	r2, [r6, #4]
  402bfa:	605a      	str	r2, [r3, #4]
  402bfc:	68b2      	ldr	r2, [r6, #8]
  402bfe:	609a      	str	r2, [r3, #8]
  402c00:	eb0a 0205 	add.w	r2, sl, r5
  402c04:	ebc5 030c 	rsb	r3, r5, ip
  402c08:	f043 0301 	orr.w	r3, r3, #1
  402c0c:	f8cb 2008 	str.w	r2, [fp, #8]
  402c10:	6053      	str	r3, [r2, #4]
  402c12:	f8da 3004 	ldr.w	r3, [sl, #4]
  402c16:	f003 0301 	and.w	r3, r3, #1
  402c1a:	431d      	orrs	r5, r3
  402c1c:	4648      	mov	r0, r9
  402c1e:	f8ca 5004 	str.w	r5, [sl, #4]
  402c22:	f7ff feb9 	bl	402998 <__malloc_unlock>
  402c26:	4638      	mov	r0, r7
  402c28:	e769      	b.n	402afe <_realloc_r+0x162>
  402c2a:	6833      	ldr	r3, [r6, #0]
  402c2c:	6003      	str	r3, [r0, #0]
  402c2e:	6873      	ldr	r3, [r6, #4]
  402c30:	6043      	str	r3, [r0, #4]
  402c32:	2a1b      	cmp	r2, #27
  402c34:	d829      	bhi.n	402c8a <_realloc_r+0x2ee>
  402c36:	f100 0308 	add.w	r3, r0, #8
  402c3a:	f106 0208 	add.w	r2, r6, #8
  402c3e:	e78b      	b.n	402b58 <_realloc_r+0x1bc>
  402c40:	463b      	mov	r3, r7
  402c42:	6832      	ldr	r2, [r6, #0]
  402c44:	601a      	str	r2, [r3, #0]
  402c46:	6872      	ldr	r2, [r6, #4]
  402c48:	605a      	str	r2, [r3, #4]
  402c4a:	68b2      	ldr	r2, [r6, #8]
  402c4c:	609a      	str	r2, [r3, #8]
  402c4e:	463e      	mov	r6, r7
  402c50:	4674      	mov	r4, lr
  402c52:	f8da 3004 	ldr.w	r3, [sl, #4]
  402c56:	46d0      	mov	r8, sl
  402c58:	e740      	b.n	402adc <_realloc_r+0x140>
  402c5a:	eb08 0205 	add.w	r2, r8, r5
  402c5e:	1b4b      	subs	r3, r1, r5
  402c60:	f043 0301 	orr.w	r3, r3, #1
  402c64:	f8cb 2008 	str.w	r2, [fp, #8]
  402c68:	6053      	str	r3, [r2, #4]
  402c6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  402c6e:	f003 0301 	and.w	r3, r3, #1
  402c72:	431d      	orrs	r5, r3
  402c74:	4648      	mov	r0, r9
  402c76:	f846 5c04 	str.w	r5, [r6, #-4]
  402c7a:	f7ff fe8d 	bl	402998 <__malloc_unlock>
  402c7e:	4630      	mov	r0, r6
  402c80:	e73d      	b.n	402afe <_realloc_r+0x162>
  402c82:	4631      	mov	r1, r6
  402c84:	f7ff fe22 	bl	4028cc <memmove>
  402c88:	e76c      	b.n	402b64 <_realloc_r+0x1c8>
  402c8a:	68b3      	ldr	r3, [r6, #8]
  402c8c:	6083      	str	r3, [r0, #8]
  402c8e:	68f3      	ldr	r3, [r6, #12]
  402c90:	60c3      	str	r3, [r0, #12]
  402c92:	2a24      	cmp	r2, #36	; 0x24
  402c94:	d02c      	beq.n	402cf0 <_realloc_r+0x354>
  402c96:	f100 0310 	add.w	r3, r0, #16
  402c9a:	f106 0210 	add.w	r2, r6, #16
  402c9e:	e75b      	b.n	402b58 <_realloc_r+0x1bc>
  402ca0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  402ca4:	f022 0203 	bic.w	r2, r2, #3
  402ca8:	4414      	add	r4, r2
  402caa:	e717      	b.n	402adc <_realloc_r+0x140>
  402cac:	4631      	mov	r1, r6
  402cae:	4638      	mov	r0, r7
  402cb0:	4674      	mov	r4, lr
  402cb2:	463e      	mov	r6, r7
  402cb4:	f7ff fe0a 	bl	4028cc <memmove>
  402cb8:	46d0      	mov	r8, sl
  402cba:	f8da 3004 	ldr.w	r3, [sl, #4]
  402cbe:	e70d      	b.n	402adc <_realloc_r+0x140>
  402cc0:	463a      	mov	r2, r7
  402cc2:	e700      	b.n	402ac6 <_realloc_r+0x12a>
  402cc4:	4631      	mov	r1, r6
  402cc6:	4638      	mov	r0, r7
  402cc8:	461c      	mov	r4, r3
  402cca:	463e      	mov	r6, r7
  402ccc:	f7ff fdfe 	bl	4028cc <memmove>
  402cd0:	46d0      	mov	r8, sl
  402cd2:	f8da 3004 	ldr.w	r3, [sl, #4]
  402cd6:	e701      	b.n	402adc <_realloc_r+0x140>
  402cd8:	68b3      	ldr	r3, [r6, #8]
  402cda:	f8ca 3010 	str.w	r3, [sl, #16]
  402cde:	68f3      	ldr	r3, [r6, #12]
  402ce0:	f8ca 3014 	str.w	r3, [sl, #20]
  402ce4:	2a24      	cmp	r2, #36	; 0x24
  402ce6:	d018      	beq.n	402d1a <_realloc_r+0x37e>
  402ce8:	3610      	adds	r6, #16
  402cea:	f10a 0318 	add.w	r3, sl, #24
  402cee:	e7a8      	b.n	402c42 <_realloc_r+0x2a6>
  402cf0:	6933      	ldr	r3, [r6, #16]
  402cf2:	6103      	str	r3, [r0, #16]
  402cf4:	6973      	ldr	r3, [r6, #20]
  402cf6:	6143      	str	r3, [r0, #20]
  402cf8:	f106 0218 	add.w	r2, r6, #24
  402cfc:	f100 0318 	add.w	r3, r0, #24
  402d00:	e72a      	b.n	402b58 <_realloc_r+0x1bc>
  402d02:	68b1      	ldr	r1, [r6, #8]
  402d04:	f8ca 1010 	str.w	r1, [sl, #16]
  402d08:	68f1      	ldr	r1, [r6, #12]
  402d0a:	f8ca 1014 	str.w	r1, [sl, #20]
  402d0e:	2a24      	cmp	r2, #36	; 0x24
  402d10:	d00f      	beq.n	402d32 <_realloc_r+0x396>
  402d12:	3610      	adds	r6, #16
  402d14:	f10a 0218 	add.w	r2, sl, #24
  402d18:	e6d5      	b.n	402ac6 <_realloc_r+0x12a>
  402d1a:	6933      	ldr	r3, [r6, #16]
  402d1c:	f8ca 3018 	str.w	r3, [sl, #24]
  402d20:	6973      	ldr	r3, [r6, #20]
  402d22:	f8ca 301c 	str.w	r3, [sl, #28]
  402d26:	3618      	adds	r6, #24
  402d28:	f10a 0320 	add.w	r3, sl, #32
  402d2c:	e789      	b.n	402c42 <_realloc_r+0x2a6>
  402d2e:	463b      	mov	r3, r7
  402d30:	e760      	b.n	402bf4 <_realloc_r+0x258>
  402d32:	6932      	ldr	r2, [r6, #16]
  402d34:	f8ca 2018 	str.w	r2, [sl, #24]
  402d38:	6972      	ldr	r2, [r6, #20]
  402d3a:	f8ca 201c 	str.w	r2, [sl, #28]
  402d3e:	3618      	adds	r6, #24
  402d40:	f10a 0220 	add.w	r2, sl, #32
  402d44:	e6bf      	b.n	402ac6 <_realloc_r+0x12a>
  402d46:	4631      	mov	r1, r6
  402d48:	4638      	mov	r0, r7
  402d4a:	f8cd c004 	str.w	ip, [sp, #4]
  402d4e:	f7ff fdbd 	bl	4028cc <memmove>
  402d52:	f8dd c004 	ldr.w	ip, [sp, #4]
  402d56:	e753      	b.n	402c00 <_realloc_r+0x264>
  402d58:	68b3      	ldr	r3, [r6, #8]
  402d5a:	f8ca 3010 	str.w	r3, [sl, #16]
  402d5e:	68f3      	ldr	r3, [r6, #12]
  402d60:	f8ca 3014 	str.w	r3, [sl, #20]
  402d64:	2a24      	cmp	r2, #36	; 0x24
  402d66:	d003      	beq.n	402d70 <_realloc_r+0x3d4>
  402d68:	3610      	adds	r6, #16
  402d6a:	f10a 0318 	add.w	r3, sl, #24
  402d6e:	e741      	b.n	402bf4 <_realloc_r+0x258>
  402d70:	6933      	ldr	r3, [r6, #16]
  402d72:	f8ca 3018 	str.w	r3, [sl, #24]
  402d76:	6973      	ldr	r3, [r6, #20]
  402d78:	f8ca 301c 	str.w	r3, [sl, #28]
  402d7c:	3618      	adds	r6, #24
  402d7e:	f10a 0320 	add.w	r3, sl, #32
  402d82:	e737      	b.n	402bf4 <_realloc_r+0x258>
  402d84:	2000043c 	.word	0x2000043c

00402d88 <_sbrk_r>:
  402d88:	b538      	push	{r3, r4, r5, lr}
  402d8a:	4c07      	ldr	r4, [pc, #28]	; (402da8 <_sbrk_r+0x20>)
  402d8c:	2300      	movs	r3, #0
  402d8e:	4605      	mov	r5, r0
  402d90:	4608      	mov	r0, r1
  402d92:	6023      	str	r3, [r4, #0]
  402d94:	f7fe f812 	bl	400dbc <_sbrk>
  402d98:	1c43      	adds	r3, r0, #1
  402d9a:	d000      	beq.n	402d9e <_sbrk_r+0x16>
  402d9c:	bd38      	pop	{r3, r4, r5, pc}
  402d9e:	6823      	ldr	r3, [r4, #0]
  402da0:	2b00      	cmp	r3, #0
  402da2:	d0fb      	beq.n	402d9c <_sbrk_r+0x14>
  402da4:	602b      	str	r3, [r5, #0]
  402da6:	bd38      	pop	{r3, r4, r5, pc}
  402da8:	20000950 	.word	0x20000950

00402dac <__sread>:
  402dac:	b510      	push	{r4, lr}
  402dae:	460c      	mov	r4, r1
  402db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402db4:	f000 f930 	bl	403018 <_read_r>
  402db8:	2800      	cmp	r0, #0
  402dba:	db03      	blt.n	402dc4 <__sread+0x18>
  402dbc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  402dbe:	4403      	add	r3, r0
  402dc0:	6523      	str	r3, [r4, #80]	; 0x50
  402dc2:	bd10      	pop	{r4, pc}
  402dc4:	89a3      	ldrh	r3, [r4, #12]
  402dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  402dca:	81a3      	strh	r3, [r4, #12]
  402dcc:	bd10      	pop	{r4, pc}
  402dce:	bf00      	nop

00402dd0 <__swrite>:
  402dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402dd4:	4616      	mov	r6, r2
  402dd6:	898a      	ldrh	r2, [r1, #12]
  402dd8:	461d      	mov	r5, r3
  402dda:	05d3      	lsls	r3, r2, #23
  402ddc:	460c      	mov	r4, r1
  402dde:	4607      	mov	r7, r0
  402de0:	d506      	bpl.n	402df0 <__swrite+0x20>
  402de2:	2200      	movs	r2, #0
  402de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402de8:	2302      	movs	r3, #2
  402dea:	f000 f901 	bl	402ff0 <_lseek_r>
  402dee:	89a2      	ldrh	r2, [r4, #12]
  402df0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402df4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  402df8:	81a2      	strh	r2, [r4, #12]
  402dfa:	4638      	mov	r0, r7
  402dfc:	4632      	mov	r2, r6
  402dfe:	462b      	mov	r3, r5
  402e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402e04:	f000 b814 	b.w	402e30 <_write_r>

00402e08 <__sseek>:
  402e08:	b510      	push	{r4, lr}
  402e0a:	460c      	mov	r4, r1
  402e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e10:	f000 f8ee 	bl	402ff0 <_lseek_r>
  402e14:	89a3      	ldrh	r3, [r4, #12]
  402e16:	1c42      	adds	r2, r0, #1
  402e18:	bf0e      	itee	eq
  402e1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  402e1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  402e22:	6520      	strne	r0, [r4, #80]	; 0x50
  402e24:	81a3      	strh	r3, [r4, #12]
  402e26:	bd10      	pop	{r4, pc}

00402e28 <__sclose>:
  402e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e2c:	f000 b866 	b.w	402efc <_close_r>

00402e30 <_write_r>:
  402e30:	b570      	push	{r4, r5, r6, lr}
  402e32:	4c08      	ldr	r4, [pc, #32]	; (402e54 <_write_r+0x24>)
  402e34:	4606      	mov	r6, r0
  402e36:	2500      	movs	r5, #0
  402e38:	4608      	mov	r0, r1
  402e3a:	4611      	mov	r1, r2
  402e3c:	461a      	mov	r2, r3
  402e3e:	6025      	str	r5, [r4, #0]
  402e40:	f7fd f9c2 	bl	4001c8 <_write>
  402e44:	1c43      	adds	r3, r0, #1
  402e46:	d000      	beq.n	402e4a <_write_r+0x1a>
  402e48:	bd70      	pop	{r4, r5, r6, pc}
  402e4a:	6823      	ldr	r3, [r4, #0]
  402e4c:	2b00      	cmp	r3, #0
  402e4e:	d0fb      	beq.n	402e48 <_write_r+0x18>
  402e50:	6033      	str	r3, [r6, #0]
  402e52:	bd70      	pop	{r4, r5, r6, pc}
  402e54:	20000950 	.word	0x20000950

00402e58 <__register_exitproc>:
  402e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e5c:	4c25      	ldr	r4, [pc, #148]	; (402ef4 <__register_exitproc+0x9c>)
  402e5e:	6825      	ldr	r5, [r4, #0]
  402e60:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402e64:	4606      	mov	r6, r0
  402e66:	4688      	mov	r8, r1
  402e68:	4692      	mov	sl, r2
  402e6a:	4699      	mov	r9, r3
  402e6c:	b3cc      	cbz	r4, 402ee2 <__register_exitproc+0x8a>
  402e6e:	6860      	ldr	r0, [r4, #4]
  402e70:	281f      	cmp	r0, #31
  402e72:	dc18      	bgt.n	402ea6 <__register_exitproc+0x4e>
  402e74:	1c43      	adds	r3, r0, #1
  402e76:	b17e      	cbz	r6, 402e98 <__register_exitproc+0x40>
  402e78:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  402e7c:	2101      	movs	r1, #1
  402e7e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  402e82:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  402e86:	fa01 f200 	lsl.w	r2, r1, r0
  402e8a:	4317      	orrs	r7, r2
  402e8c:	2e02      	cmp	r6, #2
  402e8e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402e92:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402e96:	d01e      	beq.n	402ed6 <__register_exitproc+0x7e>
  402e98:	3002      	adds	r0, #2
  402e9a:	6063      	str	r3, [r4, #4]
  402e9c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402ea0:	2000      	movs	r0, #0
  402ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ea6:	4b14      	ldr	r3, [pc, #80]	; (402ef8 <__register_exitproc+0xa0>)
  402ea8:	b303      	cbz	r3, 402eec <__register_exitproc+0x94>
  402eaa:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402eae:	f7ff f98f 	bl	4021d0 <malloc>
  402eb2:	4604      	mov	r4, r0
  402eb4:	b1d0      	cbz	r0, 402eec <__register_exitproc+0x94>
  402eb6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402eba:	2700      	movs	r7, #0
  402ebc:	e880 0088 	stmia.w	r0, {r3, r7}
  402ec0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402ec4:	4638      	mov	r0, r7
  402ec6:	2301      	movs	r3, #1
  402ec8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402ecc:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402ed0:	2e00      	cmp	r6, #0
  402ed2:	d0e1      	beq.n	402e98 <__register_exitproc+0x40>
  402ed4:	e7d0      	b.n	402e78 <__register_exitproc+0x20>
  402ed6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402eda:	430a      	orrs	r2, r1
  402edc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402ee0:	e7da      	b.n	402e98 <__register_exitproc+0x40>
  402ee2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  402ee6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402eea:	e7c0      	b.n	402e6e <__register_exitproc+0x16>
  402eec:	f04f 30ff 	mov.w	r0, #4294967295
  402ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ef4:	0040311c 	.word	0x0040311c
  402ef8:	004021d1 	.word	0x004021d1

00402efc <_close_r>:
  402efc:	b538      	push	{r3, r4, r5, lr}
  402efe:	4c07      	ldr	r4, [pc, #28]	; (402f1c <_close_r+0x20>)
  402f00:	2300      	movs	r3, #0
  402f02:	4605      	mov	r5, r0
  402f04:	4608      	mov	r0, r1
  402f06:	6023      	str	r3, [r4, #0]
  402f08:	f7fd ff72 	bl	400df0 <_close>
  402f0c:	1c43      	adds	r3, r0, #1
  402f0e:	d000      	beq.n	402f12 <_close_r+0x16>
  402f10:	bd38      	pop	{r3, r4, r5, pc}
  402f12:	6823      	ldr	r3, [r4, #0]
  402f14:	2b00      	cmp	r3, #0
  402f16:	d0fb      	beq.n	402f10 <_close_r+0x14>
  402f18:	602b      	str	r3, [r5, #0]
  402f1a:	bd38      	pop	{r3, r4, r5, pc}
  402f1c:	20000950 	.word	0x20000950

00402f20 <_fclose_r>:
  402f20:	2900      	cmp	r1, #0
  402f22:	d03d      	beq.n	402fa0 <_fclose_r+0x80>
  402f24:	b570      	push	{r4, r5, r6, lr}
  402f26:	4605      	mov	r5, r0
  402f28:	460c      	mov	r4, r1
  402f2a:	b108      	cbz	r0, 402f30 <_fclose_r+0x10>
  402f2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f2e:	b37b      	cbz	r3, 402f90 <_fclose_r+0x70>
  402f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f34:	b90b      	cbnz	r3, 402f3a <_fclose_r+0x1a>
  402f36:	2000      	movs	r0, #0
  402f38:	bd70      	pop	{r4, r5, r6, pc}
  402f3a:	4628      	mov	r0, r5
  402f3c:	4621      	mov	r1, r4
  402f3e:	f7fe fc9d 	bl	40187c <__sflush_r>
  402f42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402f44:	4606      	mov	r6, r0
  402f46:	b133      	cbz	r3, 402f56 <_fclose_r+0x36>
  402f48:	4628      	mov	r0, r5
  402f4a:	69e1      	ldr	r1, [r4, #28]
  402f4c:	4798      	blx	r3
  402f4e:	2800      	cmp	r0, #0
  402f50:	bfb8      	it	lt
  402f52:	f04f 36ff 	movlt.w	r6, #4294967295
  402f56:	89a3      	ldrh	r3, [r4, #12]
  402f58:	061b      	lsls	r3, r3, #24
  402f5a:	d41c      	bmi.n	402f96 <_fclose_r+0x76>
  402f5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402f5e:	b141      	cbz	r1, 402f72 <_fclose_r+0x52>
  402f60:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402f64:	4299      	cmp	r1, r3
  402f66:	d002      	beq.n	402f6e <_fclose_r+0x4e>
  402f68:	4628      	mov	r0, r5
  402f6a:	f7fe fe33 	bl	401bd4 <_free_r>
  402f6e:	2300      	movs	r3, #0
  402f70:	6323      	str	r3, [r4, #48]	; 0x30
  402f72:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402f74:	b121      	cbz	r1, 402f80 <_fclose_r+0x60>
  402f76:	4628      	mov	r0, r5
  402f78:	f7fe fe2c 	bl	401bd4 <_free_r>
  402f7c:	2300      	movs	r3, #0
  402f7e:	6463      	str	r3, [r4, #68]	; 0x44
  402f80:	f7fe fdc0 	bl	401b04 <__sfp_lock_acquire>
  402f84:	2300      	movs	r3, #0
  402f86:	81a3      	strh	r3, [r4, #12]
  402f88:	f7fe fdbe 	bl	401b08 <__sfp_lock_release>
  402f8c:	4630      	mov	r0, r6
  402f8e:	bd70      	pop	{r4, r5, r6, pc}
  402f90:	f7fe fdb2 	bl	401af8 <__sinit>
  402f94:	e7cc      	b.n	402f30 <_fclose_r+0x10>
  402f96:	4628      	mov	r0, r5
  402f98:	6921      	ldr	r1, [r4, #16]
  402f9a:	f7fe fe1b 	bl	401bd4 <_free_r>
  402f9e:	e7dd      	b.n	402f5c <_fclose_r+0x3c>
  402fa0:	2000      	movs	r0, #0
  402fa2:	4770      	bx	lr

00402fa4 <_fstat_r>:
  402fa4:	b538      	push	{r3, r4, r5, lr}
  402fa6:	4c08      	ldr	r4, [pc, #32]	; (402fc8 <_fstat_r+0x24>)
  402fa8:	2300      	movs	r3, #0
  402faa:	4605      	mov	r5, r0
  402fac:	4608      	mov	r0, r1
  402fae:	4611      	mov	r1, r2
  402fb0:	6023      	str	r3, [r4, #0]
  402fb2:	f7fd ff21 	bl	400df8 <_fstat>
  402fb6:	1c43      	adds	r3, r0, #1
  402fb8:	d000      	beq.n	402fbc <_fstat_r+0x18>
  402fba:	bd38      	pop	{r3, r4, r5, pc}
  402fbc:	6823      	ldr	r3, [r4, #0]
  402fbe:	2b00      	cmp	r3, #0
  402fc0:	d0fb      	beq.n	402fba <_fstat_r+0x16>
  402fc2:	602b      	str	r3, [r5, #0]
  402fc4:	bd38      	pop	{r3, r4, r5, pc}
  402fc6:	bf00      	nop
  402fc8:	20000950 	.word	0x20000950

00402fcc <_isatty_r>:
  402fcc:	b538      	push	{r3, r4, r5, lr}
  402fce:	4c07      	ldr	r4, [pc, #28]	; (402fec <_isatty_r+0x20>)
  402fd0:	2300      	movs	r3, #0
  402fd2:	4605      	mov	r5, r0
  402fd4:	4608      	mov	r0, r1
  402fd6:	6023      	str	r3, [r4, #0]
  402fd8:	f7fd ff14 	bl	400e04 <_isatty>
  402fdc:	1c43      	adds	r3, r0, #1
  402fde:	d000      	beq.n	402fe2 <_isatty_r+0x16>
  402fe0:	bd38      	pop	{r3, r4, r5, pc}
  402fe2:	6823      	ldr	r3, [r4, #0]
  402fe4:	2b00      	cmp	r3, #0
  402fe6:	d0fb      	beq.n	402fe0 <_isatty_r+0x14>
  402fe8:	602b      	str	r3, [r5, #0]
  402fea:	bd38      	pop	{r3, r4, r5, pc}
  402fec:	20000950 	.word	0x20000950

00402ff0 <_lseek_r>:
  402ff0:	b570      	push	{r4, r5, r6, lr}
  402ff2:	4c08      	ldr	r4, [pc, #32]	; (403014 <_lseek_r+0x24>)
  402ff4:	4606      	mov	r6, r0
  402ff6:	2500      	movs	r5, #0
  402ff8:	4608      	mov	r0, r1
  402ffa:	4611      	mov	r1, r2
  402ffc:	461a      	mov	r2, r3
  402ffe:	6025      	str	r5, [r4, #0]
  403000:	f7fd ff02 	bl	400e08 <_lseek>
  403004:	1c43      	adds	r3, r0, #1
  403006:	d000      	beq.n	40300a <_lseek_r+0x1a>
  403008:	bd70      	pop	{r4, r5, r6, pc}
  40300a:	6823      	ldr	r3, [r4, #0]
  40300c:	2b00      	cmp	r3, #0
  40300e:	d0fb      	beq.n	403008 <_lseek_r+0x18>
  403010:	6033      	str	r3, [r6, #0]
  403012:	bd70      	pop	{r4, r5, r6, pc}
  403014:	20000950 	.word	0x20000950

00403018 <_read_r>:
  403018:	b570      	push	{r4, r5, r6, lr}
  40301a:	4c08      	ldr	r4, [pc, #32]	; (40303c <_read_r+0x24>)
  40301c:	4606      	mov	r6, r0
  40301e:	2500      	movs	r5, #0
  403020:	4608      	mov	r0, r1
  403022:	4611      	mov	r1, r2
  403024:	461a      	mov	r2, r3
  403026:	6025      	str	r5, [r4, #0]
  403028:	f7fd f8b0 	bl	40018c <_read>
  40302c:	1c43      	adds	r3, r0, #1
  40302e:	d000      	beq.n	403032 <_read_r+0x1a>
  403030:	bd70      	pop	{r4, r5, r6, pc}
  403032:	6823      	ldr	r3, [r4, #0]
  403034:	2b00      	cmp	r3, #0
  403036:	d0fb      	beq.n	403030 <_read_r+0x18>
  403038:	6033      	str	r3, [r6, #0]
  40303a:	bd70      	pop	{r4, r5, r6, pc}
  40303c:	20000950 	.word	0x20000950
  403040:	4e4f4c42 	.word	0x4e4f4c42
  403044:	00000000 	.word	0x00000000
  403048:	69736e49 	.word	0x69736e49
  40304c:	61206172 	.word	0x61206172
  403050:	65726620 	.word	0x65726620
  403054:	6eea7571 	.word	0x6eea7571
  403058:	20616963 	.word	0x20616963
  40305c:	76206164 	.word	0x76206164
  403060:	61646169 	.word	0x61646169
  403064:	206d6567 	.word	0x206d6567
  403068:	47206f64 	.word	0x47206f64
  40306c:	003a4955 	.word	0x003a4955
  403070:	2d2d2d20 	.word	0x2d2d2d20
  403074:	2d2d2d2d 	.word	0x2d2d2d2d
  403078:	2d2d2d2d 	.word	0x2d2d2d2d
  40307c:	2d2d2d2d 	.word	0x2d2d2d2d
  403080:	2d2d2d2d 	.word	0x2d2d2d2d
  403084:	2d2d2d2d 	.word	0x2d2d2d2d
  403088:	2d2d2d2d 	.word	0x2d2d2d2d
  40308c:	0d0a202d 	.word	0x0d0a202d
  403090:	6d654220 	.word	0x6d654220
  403094:	6e697620 	.word	0x6e697620
  403098:	74206f64 	.word	0x74206f64
  40309c:	61727265 	.word	0x61727265
  4030a0:	6f697571 	.word	0x6f697571
  4030a4:	09092120 	.word	0x09092120
  4030a8:	2d200d0a 	.word	0x2d200d0a
  4030ac:	2d2d2d2d 	.word	0x2d2d2d2d
  4030b0:	2d2d2d2d 	.word	0x2d2d2d2d
  4030b4:	2d2d2d2d 	.word	0x2d2d2d2d
  4030b8:	2d2d2d2d 	.word	0x2d2d2d2d
  4030bc:	2d2d2d2d 	.word	0x2d2d2d2d
  4030c0:	2d2d2d2d 	.word	0x2d2d2d2d
  4030c4:	202d2d2d 	.word	0x202d2d2d
  4030c8:	00000d0a 	.word	0x00000d0a
  4030cc:	3a203120 	.word	0x3a203120
  4030d0:	69786520 	.word	0x69786520
  4030d4:	6e206562 	.word	0x6e206562
  4030d8:	6d61766f 	.word	0x6d61766f
  4030dc:	65746e65 	.word	0x65746e65
  4030e0:	73736520 	.word	0x73736520
  4030e4:	656d2065 	.word	0x656d2065
  4030e8:	0a20756e 	.word	0x0a20756e
  4030ec:	2032200d 	.word	0x2032200d
  4030f0:	7441203a 	.word	0x7441203a
  4030f4:	20617669 	.word	0x20617669
  4030f8:	454c206f 	.word	0x454c206f
  4030fc:	0a202044 	.word	0x0a202044
  403100:	2033200d 	.word	0x2033200d
  403104:	6544203a 	.word	0x6544203a
  403108:	67696c73 	.word	0x67696c73
  40310c:	206f2061 	.word	0x206f2061
  403110:	2044454c 	.word	0x2044454c
  403114:	00200d0a 	.word	0x00200d0a
  403118:	00000043 	.word	0x00000043

0040311c <_global_impure_ptr>:
  40311c:	20000010 0000000a                       ... ....

00403124 <_init>:
  403124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403126:	bf00      	nop
  403128:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40312a:	bc08      	pop	{r3}
  40312c:	469e      	mov	lr, r3
  40312e:	4770      	bx	lr

00403130 <__init_array_start>:
  403130:	0040185d 	.word	0x0040185d

00403134 <__frame_dummy_init_array_entry>:
  403134:	004000f1                                ..@.

00403138 <_fini>:
  403138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40313a:	bf00      	nop
  40313c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40313e:	bc08      	pop	{r3}
  403140:	469e      	mov	lr, r3
  403142:	4770      	bx	lr

00403144 <__fini_array_start>:
  403144:	004000cd 	.word	0x004000cd
