-------- Solution 1 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 2 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 3 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 4 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 5 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 6 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 6]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 7 --------
[Column 1]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 2]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 8 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 9 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 10 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 11 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 12 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 13 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 14 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 15 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 16 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 17 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 18 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 19 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 20 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 4]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 21 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 4]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 22 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 23 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 24 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 25 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 26 --------
[Column 1]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 27 --------
[Column 1]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 2]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 28 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 29 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 30 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 5]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 6]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 31 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 4]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 32 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 3]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 4]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 7]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 8]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 33 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 34 --------
[Column 1]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 35 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 36 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 37 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 38 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 39 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 40 --------
[Column 1]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 2]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 5]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 6]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]

-------- Solution 41 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM2(2) [VSS clkn clkb], PMOS : MM13(2) [VDD clkn clkb]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [net29 MH VSS], PMOS : MM7(1) [net29 MH VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkb MH], PMOS : MM1(3) [pu1 clkn MH]
[Column 9]
NMOS : MM9(1) [MH clkn pd3], PMOS : MM10(1) [MH clkb pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

-------- Solution 42 --------
[Column 1]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM0(2) [clkn CLK VSS], PMOS : MM12(2) [clkn CLK VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]

-------- Solution 43 --------
[Column 1]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 2]
NMOS : MM24(3) [VSS MH Q], PMOS : MM25(3) [VDD MH Q]
[Column 3]
NMOS : MM24(3) [Q MH VSS], PMOS : MM25(3) [Q MH VDD]
[Column 4]
NMOS : MM6(1) [VSS MH net29], PMOS : MM7(1) [VDD MH net29]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM2(2) [clkb clkn VSS], PMOS : MM13(2) [clkb clkn VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkn MH], PMOS : MM10(1) [pd2 clkb MH]
[Column 9]
NMOS : MM4(3) [MH clkb pd1], PMOS : MM1(3) [MH clkn pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM0(2) [VSS CLK clkn], PMOS : MM12(2) [VDD CLK clkn]

