INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" into library xbip_dsp48_macro_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_v3_0/hdl/xbip_dsp48_macro_v3_0.vhd" into library xbip_dsp48_macro_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_macro_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/ETSE_GDSP_TCL/ETSE_GDSP_TCL.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/SharedLibraries/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tsotne/git/ETSE_GDSP/SharedLibraries/BRAM_WRAPPER_V2.vhd" into library xil_defaultlib
ERROR: [VRFC 10-149] 'matrix_mul_ip_core_library_syn' is not compiled in library xil_defaultlib [/home/tsotne/git/ETSE_GDSP/SharedLibraries/BRAM_WRAPPER_V2.vhd:13]
INFO: [VRFC 10-307] analyzing entity BRAM_WRAPPER_V2
ERROR: [VRFC 10-1504] unit bram_wrapper_v2 ignored due to previous errors [/home/tsotne/git/ETSE_GDSP/SharedLibraries/BRAM_WRAPPER_V2.vhd:21]
INFO: [VRFC 10-240] VHDL file /home/tsotne/git/ETSE_GDSP/SharedLibraries/BRAM_WRAPPER_V2.vhd ignored due to errors
