$date
	Mon Oct 15 21:32:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 4 # n1 [3:0] $end
$var reg 4 $ n2 [3:0] $end
$var reg 1 % op1 $end
$var reg 1 & op2 $end
$var integer 32 ' i [31:0] $end
$scope module inst $end
$var wire 1 % op1 $end
$var wire 1 & op2 $end
$var reg 1 " carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
b101 $
b11 #
0"
0!
$end
#2
1"
1&
1%
#3
b1 '
#5
0"
1!
0&
#6
b10 '
#8
1&
0%
#9
b11 '
#11
0!
0&
#12
b100 '
