

================================================================
== Vitis HLS Report for 'arr_mult_2d'
================================================================
* Date:           Mon Mar 31 16:20:46 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        assigment5_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2403|     2403|  24.030 us|  24.030 us|  2404|  2404|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1_VITIS_LOOP_22_2  |     2401|     2401|        14|         12|          1|   200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 12, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 17 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 18 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_0"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_1"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_3"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_4"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_5"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_6"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_7"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_8"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_9"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_10"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_11"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_12"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_13"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_14"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_15"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_16, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_16"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_17, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_17"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_18, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_18"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_19, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_19"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_20, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_20"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_21, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_21"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_22, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_22"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inA_23, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inA_23"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_0"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_1"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_2"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_3"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_4"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_5"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_6"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_7"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_8"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inB_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inB_9"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_5"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_6"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_7"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_8"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_9"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_0"   --->   Operation 110 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_1"   --->   Operation 111 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_2"   --->   Operation 112 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_3"   --->   Operation 113 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_4"   --->   Operation 114 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_5"   --->   Operation 115 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_6"   --->   Operation 116 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_7"   --->   Operation 117 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_8"   --->   Operation 118 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %out_9"   --->   Operation 119 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inB_9_addr = getelementptr i32 %inB_9, i64 0, i64 0"   --->   Operation 120 'getelementptr' 'inB_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%inB_9_addr_1 = getelementptr i32 %inB_9, i64 0, i64 1"   --->   Operation 121 'getelementptr' 'inB_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%inB_9_addr_2 = getelementptr i32 %inB_9, i64 0, i64 2"   --->   Operation 122 'getelementptr' 'inB_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%inB_9_addr_3 = getelementptr i32 %inB_9, i64 0, i64 3"   --->   Operation 123 'getelementptr' 'inB_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%inB_9_addr_4 = getelementptr i32 %inB_9, i64 0, i64 4"   --->   Operation 124 'getelementptr' 'inB_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%inB_9_addr_5 = getelementptr i32 %inB_9, i64 0, i64 5"   --->   Operation 125 'getelementptr' 'inB_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%inB_9_addr_6 = getelementptr i32 %inB_9, i64 0, i64 6"   --->   Operation 126 'getelementptr' 'inB_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%inB_9_addr_7 = getelementptr i32 %inB_9, i64 0, i64 7"   --->   Operation 127 'getelementptr' 'inB_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%inB_9_addr_8 = getelementptr i32 %inB_9, i64 0, i64 8"   --->   Operation 128 'getelementptr' 'inB_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%inB_9_addr_9 = getelementptr i32 %inB_9, i64 0, i64 9"   --->   Operation 129 'getelementptr' 'inB_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%inB_9_addr_10 = getelementptr i32 %inB_9, i64 0, i64 10"   --->   Operation 130 'getelementptr' 'inB_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%inB_9_addr_11 = getelementptr i32 %inB_9, i64 0, i64 11"   --->   Operation 131 'getelementptr' 'inB_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%inB_9_addr_12 = getelementptr i32 %inB_9, i64 0, i64 12"   --->   Operation 132 'getelementptr' 'inB_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%inB_9_addr_13 = getelementptr i32 %inB_9, i64 0, i64 13"   --->   Operation 133 'getelementptr' 'inB_9_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%inB_9_addr_14 = getelementptr i32 %inB_9, i64 0, i64 14"   --->   Operation 134 'getelementptr' 'inB_9_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%inB_9_addr_15 = getelementptr i32 %inB_9, i64 0, i64 15"   --->   Operation 135 'getelementptr' 'inB_9_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%inB_9_addr_16 = getelementptr i32 %inB_9, i64 0, i64 16"   --->   Operation 136 'getelementptr' 'inB_9_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%inB_9_addr_17 = getelementptr i32 %inB_9, i64 0, i64 17"   --->   Operation 137 'getelementptr' 'inB_9_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%inB_9_addr_18 = getelementptr i32 %inB_9, i64 0, i64 18"   --->   Operation 138 'getelementptr' 'inB_9_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%inB_9_addr_19 = getelementptr i32 %inB_9, i64 0, i64 19"   --->   Operation 139 'getelementptr' 'inB_9_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%inB_9_addr_20 = getelementptr i32 %inB_9, i64 0, i64 20"   --->   Operation 140 'getelementptr' 'inB_9_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%inB_9_addr_21 = getelementptr i32 %inB_9, i64 0, i64 21"   --->   Operation 141 'getelementptr' 'inB_9_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%inB_9_addr_22 = getelementptr i32 %inB_9, i64 0, i64 22"   --->   Operation 142 'getelementptr' 'inB_9_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%inB_9_addr_23 = getelementptr i32 %inB_9, i64 0, i64 23"   --->   Operation 143 'getelementptr' 'inB_9_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%inB_0_addr_23 = getelementptr i32 %inB_0, i64 0, i64 23"   --->   Operation 144 'getelementptr' 'inB_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%inB_1_addr_23 = getelementptr i32 %inB_1, i64 0, i64 23"   --->   Operation 145 'getelementptr' 'inB_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%inB_2_addr_23 = getelementptr i32 %inB_2, i64 0, i64 23"   --->   Operation 146 'getelementptr' 'inB_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%inB_3_addr_23 = getelementptr i32 %inB_3, i64 0, i64 23"   --->   Operation 147 'getelementptr' 'inB_3_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%inB_4_addr_23 = getelementptr i32 %inB_4, i64 0, i64 23"   --->   Operation 148 'getelementptr' 'inB_4_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%inB_5_addr_23 = getelementptr i32 %inB_5, i64 0, i64 23"   --->   Operation 149 'getelementptr' 'inB_5_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%inB_6_addr_23 = getelementptr i32 %inB_6, i64 0, i64 23"   --->   Operation 150 'getelementptr' 'inB_6_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%inB_7_addr_23 = getelementptr i32 %inB_7, i64 0, i64 23"   --->   Operation 151 'getelementptr' 'inB_7_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%inB_8_addr_23 = getelementptr i32 %inB_8, i64 0, i64 23"   --->   Operation 152 'getelementptr' 'inB_8_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%inB_0_addr_22 = getelementptr i32 %inB_0, i64 0, i64 22"   --->   Operation 153 'getelementptr' 'inB_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%inB_1_addr_22 = getelementptr i32 %inB_1, i64 0, i64 22"   --->   Operation 154 'getelementptr' 'inB_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%inB_2_addr_22 = getelementptr i32 %inB_2, i64 0, i64 22"   --->   Operation 155 'getelementptr' 'inB_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%inB_3_addr_22 = getelementptr i32 %inB_3, i64 0, i64 22"   --->   Operation 156 'getelementptr' 'inB_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%inB_4_addr_22 = getelementptr i32 %inB_4, i64 0, i64 22"   --->   Operation 157 'getelementptr' 'inB_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%inB_5_addr_22 = getelementptr i32 %inB_5, i64 0, i64 22"   --->   Operation 158 'getelementptr' 'inB_5_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%inB_6_addr_22 = getelementptr i32 %inB_6, i64 0, i64 22"   --->   Operation 159 'getelementptr' 'inB_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%inB_7_addr_22 = getelementptr i32 %inB_7, i64 0, i64 22"   --->   Operation 160 'getelementptr' 'inB_7_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%inB_8_addr_22 = getelementptr i32 %inB_8, i64 0, i64 22"   --->   Operation 161 'getelementptr' 'inB_8_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%inB_0_addr_21 = getelementptr i32 %inB_0, i64 0, i64 21"   --->   Operation 162 'getelementptr' 'inB_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%inB_1_addr_21 = getelementptr i32 %inB_1, i64 0, i64 21"   --->   Operation 163 'getelementptr' 'inB_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%inB_2_addr_21 = getelementptr i32 %inB_2, i64 0, i64 21"   --->   Operation 164 'getelementptr' 'inB_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%inB_3_addr_21 = getelementptr i32 %inB_3, i64 0, i64 21"   --->   Operation 165 'getelementptr' 'inB_3_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%inB_4_addr_21 = getelementptr i32 %inB_4, i64 0, i64 21"   --->   Operation 166 'getelementptr' 'inB_4_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%inB_5_addr_21 = getelementptr i32 %inB_5, i64 0, i64 21"   --->   Operation 167 'getelementptr' 'inB_5_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%inB_6_addr_21 = getelementptr i32 %inB_6, i64 0, i64 21"   --->   Operation 168 'getelementptr' 'inB_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%inB_7_addr_21 = getelementptr i32 %inB_7, i64 0, i64 21"   --->   Operation 169 'getelementptr' 'inB_7_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%inB_8_addr_21 = getelementptr i32 %inB_8, i64 0, i64 21"   --->   Operation 170 'getelementptr' 'inB_8_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%inB_0_addr_20 = getelementptr i32 %inB_0, i64 0, i64 20"   --->   Operation 171 'getelementptr' 'inB_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%inB_1_addr_20 = getelementptr i32 %inB_1, i64 0, i64 20"   --->   Operation 172 'getelementptr' 'inB_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%inB_2_addr_20 = getelementptr i32 %inB_2, i64 0, i64 20"   --->   Operation 173 'getelementptr' 'inB_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%inB_3_addr_20 = getelementptr i32 %inB_3, i64 0, i64 20"   --->   Operation 174 'getelementptr' 'inB_3_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%inB_4_addr_20 = getelementptr i32 %inB_4, i64 0, i64 20"   --->   Operation 175 'getelementptr' 'inB_4_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%inB_5_addr_20 = getelementptr i32 %inB_5, i64 0, i64 20"   --->   Operation 176 'getelementptr' 'inB_5_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%inB_6_addr_20 = getelementptr i32 %inB_6, i64 0, i64 20"   --->   Operation 177 'getelementptr' 'inB_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%inB_7_addr_20 = getelementptr i32 %inB_7, i64 0, i64 20"   --->   Operation 178 'getelementptr' 'inB_7_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%inB_8_addr_20 = getelementptr i32 %inB_8, i64 0, i64 20"   --->   Operation 179 'getelementptr' 'inB_8_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%inB_0_addr_19 = getelementptr i32 %inB_0, i64 0, i64 19"   --->   Operation 180 'getelementptr' 'inB_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%inB_1_addr_19 = getelementptr i32 %inB_1, i64 0, i64 19"   --->   Operation 181 'getelementptr' 'inB_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%inB_2_addr_19 = getelementptr i32 %inB_2, i64 0, i64 19"   --->   Operation 182 'getelementptr' 'inB_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%inB_3_addr_19 = getelementptr i32 %inB_3, i64 0, i64 19"   --->   Operation 183 'getelementptr' 'inB_3_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%inB_4_addr_19 = getelementptr i32 %inB_4, i64 0, i64 19"   --->   Operation 184 'getelementptr' 'inB_4_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%inB_5_addr_19 = getelementptr i32 %inB_5, i64 0, i64 19"   --->   Operation 185 'getelementptr' 'inB_5_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%inB_6_addr_19 = getelementptr i32 %inB_6, i64 0, i64 19"   --->   Operation 186 'getelementptr' 'inB_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%inB_7_addr_19 = getelementptr i32 %inB_7, i64 0, i64 19"   --->   Operation 187 'getelementptr' 'inB_7_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%inB_8_addr_19 = getelementptr i32 %inB_8, i64 0, i64 19"   --->   Operation 188 'getelementptr' 'inB_8_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%inB_0_addr_18 = getelementptr i32 %inB_0, i64 0, i64 18"   --->   Operation 189 'getelementptr' 'inB_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%inB_1_addr_18 = getelementptr i32 %inB_1, i64 0, i64 18"   --->   Operation 190 'getelementptr' 'inB_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%inB_2_addr_18 = getelementptr i32 %inB_2, i64 0, i64 18"   --->   Operation 191 'getelementptr' 'inB_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%inB_3_addr_18 = getelementptr i32 %inB_3, i64 0, i64 18"   --->   Operation 192 'getelementptr' 'inB_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%inB_4_addr_18 = getelementptr i32 %inB_4, i64 0, i64 18"   --->   Operation 193 'getelementptr' 'inB_4_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%inB_5_addr_18 = getelementptr i32 %inB_5, i64 0, i64 18"   --->   Operation 194 'getelementptr' 'inB_5_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%inB_6_addr_18 = getelementptr i32 %inB_6, i64 0, i64 18"   --->   Operation 195 'getelementptr' 'inB_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%inB_7_addr_18 = getelementptr i32 %inB_7, i64 0, i64 18"   --->   Operation 196 'getelementptr' 'inB_7_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%inB_8_addr_18 = getelementptr i32 %inB_8, i64 0, i64 18"   --->   Operation 197 'getelementptr' 'inB_8_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%inB_0_addr_17 = getelementptr i32 %inB_0, i64 0, i64 17"   --->   Operation 198 'getelementptr' 'inB_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%inB_1_addr_17 = getelementptr i32 %inB_1, i64 0, i64 17"   --->   Operation 199 'getelementptr' 'inB_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%inB_2_addr_17 = getelementptr i32 %inB_2, i64 0, i64 17"   --->   Operation 200 'getelementptr' 'inB_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%inB_3_addr_17 = getelementptr i32 %inB_3, i64 0, i64 17"   --->   Operation 201 'getelementptr' 'inB_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%inB_4_addr_17 = getelementptr i32 %inB_4, i64 0, i64 17"   --->   Operation 202 'getelementptr' 'inB_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%inB_5_addr_17 = getelementptr i32 %inB_5, i64 0, i64 17"   --->   Operation 203 'getelementptr' 'inB_5_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%inB_6_addr_17 = getelementptr i32 %inB_6, i64 0, i64 17"   --->   Operation 204 'getelementptr' 'inB_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%inB_7_addr_17 = getelementptr i32 %inB_7, i64 0, i64 17"   --->   Operation 205 'getelementptr' 'inB_7_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%inB_8_addr_17 = getelementptr i32 %inB_8, i64 0, i64 17"   --->   Operation 206 'getelementptr' 'inB_8_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%inB_0_addr_16 = getelementptr i32 %inB_0, i64 0, i64 16"   --->   Operation 207 'getelementptr' 'inB_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%inB_1_addr_16 = getelementptr i32 %inB_1, i64 0, i64 16"   --->   Operation 208 'getelementptr' 'inB_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%inB_2_addr_16 = getelementptr i32 %inB_2, i64 0, i64 16"   --->   Operation 209 'getelementptr' 'inB_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%inB_3_addr_16 = getelementptr i32 %inB_3, i64 0, i64 16"   --->   Operation 210 'getelementptr' 'inB_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%inB_4_addr_16 = getelementptr i32 %inB_4, i64 0, i64 16"   --->   Operation 211 'getelementptr' 'inB_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%inB_5_addr_16 = getelementptr i32 %inB_5, i64 0, i64 16"   --->   Operation 212 'getelementptr' 'inB_5_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%inB_6_addr_16 = getelementptr i32 %inB_6, i64 0, i64 16"   --->   Operation 213 'getelementptr' 'inB_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%inB_7_addr_16 = getelementptr i32 %inB_7, i64 0, i64 16"   --->   Operation 214 'getelementptr' 'inB_7_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%inB_8_addr_16 = getelementptr i32 %inB_8, i64 0, i64 16"   --->   Operation 215 'getelementptr' 'inB_8_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%inB_0_addr_15 = getelementptr i32 %inB_0, i64 0, i64 15"   --->   Operation 216 'getelementptr' 'inB_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%inB_1_addr_15 = getelementptr i32 %inB_1, i64 0, i64 15"   --->   Operation 217 'getelementptr' 'inB_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%inB_2_addr_15 = getelementptr i32 %inB_2, i64 0, i64 15"   --->   Operation 218 'getelementptr' 'inB_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%inB_3_addr_15 = getelementptr i32 %inB_3, i64 0, i64 15"   --->   Operation 219 'getelementptr' 'inB_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%inB_4_addr_15 = getelementptr i32 %inB_4, i64 0, i64 15"   --->   Operation 220 'getelementptr' 'inB_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%inB_5_addr_15 = getelementptr i32 %inB_5, i64 0, i64 15"   --->   Operation 221 'getelementptr' 'inB_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%inB_6_addr_15 = getelementptr i32 %inB_6, i64 0, i64 15"   --->   Operation 222 'getelementptr' 'inB_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%inB_7_addr_15 = getelementptr i32 %inB_7, i64 0, i64 15"   --->   Operation 223 'getelementptr' 'inB_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%inB_8_addr_15 = getelementptr i32 %inB_8, i64 0, i64 15"   --->   Operation 224 'getelementptr' 'inB_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%inB_0_addr_14 = getelementptr i32 %inB_0, i64 0, i64 14"   --->   Operation 225 'getelementptr' 'inB_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%inB_1_addr_14 = getelementptr i32 %inB_1, i64 0, i64 14"   --->   Operation 226 'getelementptr' 'inB_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%inB_2_addr_14 = getelementptr i32 %inB_2, i64 0, i64 14"   --->   Operation 227 'getelementptr' 'inB_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%inB_3_addr_14 = getelementptr i32 %inB_3, i64 0, i64 14"   --->   Operation 228 'getelementptr' 'inB_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%inB_4_addr_14 = getelementptr i32 %inB_4, i64 0, i64 14"   --->   Operation 229 'getelementptr' 'inB_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%inB_5_addr_14 = getelementptr i32 %inB_5, i64 0, i64 14"   --->   Operation 230 'getelementptr' 'inB_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%inB_6_addr_14 = getelementptr i32 %inB_6, i64 0, i64 14"   --->   Operation 231 'getelementptr' 'inB_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%inB_7_addr_14 = getelementptr i32 %inB_7, i64 0, i64 14"   --->   Operation 232 'getelementptr' 'inB_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%inB_8_addr_14 = getelementptr i32 %inB_8, i64 0, i64 14"   --->   Operation 233 'getelementptr' 'inB_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%inB_0_addr_13 = getelementptr i32 %inB_0, i64 0, i64 13"   --->   Operation 234 'getelementptr' 'inB_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%inB_1_addr_13 = getelementptr i32 %inB_1, i64 0, i64 13"   --->   Operation 235 'getelementptr' 'inB_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%inB_2_addr_13 = getelementptr i32 %inB_2, i64 0, i64 13"   --->   Operation 236 'getelementptr' 'inB_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%inB_3_addr_13 = getelementptr i32 %inB_3, i64 0, i64 13"   --->   Operation 237 'getelementptr' 'inB_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%inB_4_addr_13 = getelementptr i32 %inB_4, i64 0, i64 13"   --->   Operation 238 'getelementptr' 'inB_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%inB_5_addr_13 = getelementptr i32 %inB_5, i64 0, i64 13"   --->   Operation 239 'getelementptr' 'inB_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%inB_6_addr_13 = getelementptr i32 %inB_6, i64 0, i64 13"   --->   Operation 240 'getelementptr' 'inB_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%inB_7_addr_13 = getelementptr i32 %inB_7, i64 0, i64 13"   --->   Operation 241 'getelementptr' 'inB_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%inB_8_addr_13 = getelementptr i32 %inB_8, i64 0, i64 13"   --->   Operation 242 'getelementptr' 'inB_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%inB_0_addr_12 = getelementptr i32 %inB_0, i64 0, i64 12"   --->   Operation 243 'getelementptr' 'inB_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%inB_1_addr_12 = getelementptr i32 %inB_1, i64 0, i64 12"   --->   Operation 244 'getelementptr' 'inB_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%inB_2_addr_12 = getelementptr i32 %inB_2, i64 0, i64 12"   --->   Operation 245 'getelementptr' 'inB_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%inB_3_addr_12 = getelementptr i32 %inB_3, i64 0, i64 12"   --->   Operation 246 'getelementptr' 'inB_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%inB_4_addr_12 = getelementptr i32 %inB_4, i64 0, i64 12"   --->   Operation 247 'getelementptr' 'inB_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%inB_5_addr_12 = getelementptr i32 %inB_5, i64 0, i64 12"   --->   Operation 248 'getelementptr' 'inB_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%inB_6_addr_12 = getelementptr i32 %inB_6, i64 0, i64 12"   --->   Operation 249 'getelementptr' 'inB_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%inB_7_addr_12 = getelementptr i32 %inB_7, i64 0, i64 12"   --->   Operation 250 'getelementptr' 'inB_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%inB_8_addr_12 = getelementptr i32 %inB_8, i64 0, i64 12"   --->   Operation 251 'getelementptr' 'inB_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%inB_0_addr_11 = getelementptr i32 %inB_0, i64 0, i64 11"   --->   Operation 252 'getelementptr' 'inB_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%inB_1_addr_11 = getelementptr i32 %inB_1, i64 0, i64 11"   --->   Operation 253 'getelementptr' 'inB_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%inB_2_addr_11 = getelementptr i32 %inB_2, i64 0, i64 11"   --->   Operation 254 'getelementptr' 'inB_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%inB_3_addr_11 = getelementptr i32 %inB_3, i64 0, i64 11"   --->   Operation 255 'getelementptr' 'inB_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%inB_4_addr_11 = getelementptr i32 %inB_4, i64 0, i64 11"   --->   Operation 256 'getelementptr' 'inB_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%inB_5_addr_11 = getelementptr i32 %inB_5, i64 0, i64 11"   --->   Operation 257 'getelementptr' 'inB_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%inB_6_addr_11 = getelementptr i32 %inB_6, i64 0, i64 11"   --->   Operation 258 'getelementptr' 'inB_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%inB_7_addr_11 = getelementptr i32 %inB_7, i64 0, i64 11"   --->   Operation 259 'getelementptr' 'inB_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%inB_8_addr_11 = getelementptr i32 %inB_8, i64 0, i64 11"   --->   Operation 260 'getelementptr' 'inB_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%inB_0_addr_10 = getelementptr i32 %inB_0, i64 0, i64 10"   --->   Operation 261 'getelementptr' 'inB_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%inB_1_addr_10 = getelementptr i32 %inB_1, i64 0, i64 10"   --->   Operation 262 'getelementptr' 'inB_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%inB_2_addr_10 = getelementptr i32 %inB_2, i64 0, i64 10"   --->   Operation 263 'getelementptr' 'inB_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%inB_3_addr_10 = getelementptr i32 %inB_3, i64 0, i64 10"   --->   Operation 264 'getelementptr' 'inB_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%inB_4_addr_10 = getelementptr i32 %inB_4, i64 0, i64 10"   --->   Operation 265 'getelementptr' 'inB_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%inB_5_addr_10 = getelementptr i32 %inB_5, i64 0, i64 10"   --->   Operation 266 'getelementptr' 'inB_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%inB_6_addr_10 = getelementptr i32 %inB_6, i64 0, i64 10"   --->   Operation 267 'getelementptr' 'inB_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%inB_7_addr_10 = getelementptr i32 %inB_7, i64 0, i64 10"   --->   Operation 268 'getelementptr' 'inB_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%inB_8_addr_10 = getelementptr i32 %inB_8, i64 0, i64 10"   --->   Operation 269 'getelementptr' 'inB_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%inB_0_addr_9 = getelementptr i32 %inB_0, i64 0, i64 9"   --->   Operation 270 'getelementptr' 'inB_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%inB_1_addr_9 = getelementptr i32 %inB_1, i64 0, i64 9"   --->   Operation 271 'getelementptr' 'inB_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%inB_2_addr_9 = getelementptr i32 %inB_2, i64 0, i64 9"   --->   Operation 272 'getelementptr' 'inB_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%inB_3_addr_9 = getelementptr i32 %inB_3, i64 0, i64 9"   --->   Operation 273 'getelementptr' 'inB_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%inB_4_addr_9 = getelementptr i32 %inB_4, i64 0, i64 9"   --->   Operation 274 'getelementptr' 'inB_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%inB_5_addr_9 = getelementptr i32 %inB_5, i64 0, i64 9"   --->   Operation 275 'getelementptr' 'inB_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%inB_6_addr_9 = getelementptr i32 %inB_6, i64 0, i64 9"   --->   Operation 276 'getelementptr' 'inB_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%inB_7_addr_9 = getelementptr i32 %inB_7, i64 0, i64 9"   --->   Operation 277 'getelementptr' 'inB_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%inB_8_addr_9 = getelementptr i32 %inB_8, i64 0, i64 9"   --->   Operation 278 'getelementptr' 'inB_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%inB_0_addr_8 = getelementptr i32 %inB_0, i64 0, i64 8"   --->   Operation 279 'getelementptr' 'inB_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%inB_1_addr_8 = getelementptr i32 %inB_1, i64 0, i64 8"   --->   Operation 280 'getelementptr' 'inB_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%inB_2_addr_8 = getelementptr i32 %inB_2, i64 0, i64 8"   --->   Operation 281 'getelementptr' 'inB_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%inB_3_addr_8 = getelementptr i32 %inB_3, i64 0, i64 8"   --->   Operation 282 'getelementptr' 'inB_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%inB_4_addr_8 = getelementptr i32 %inB_4, i64 0, i64 8"   --->   Operation 283 'getelementptr' 'inB_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%inB_5_addr_8 = getelementptr i32 %inB_5, i64 0, i64 8"   --->   Operation 284 'getelementptr' 'inB_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%inB_6_addr_8 = getelementptr i32 %inB_6, i64 0, i64 8"   --->   Operation 285 'getelementptr' 'inB_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%inB_7_addr_8 = getelementptr i32 %inB_7, i64 0, i64 8"   --->   Operation 286 'getelementptr' 'inB_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%inB_8_addr_8 = getelementptr i32 %inB_8, i64 0, i64 8"   --->   Operation 287 'getelementptr' 'inB_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%inB_0_addr_7 = getelementptr i32 %inB_0, i64 0, i64 7"   --->   Operation 288 'getelementptr' 'inB_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%inB_1_addr_7 = getelementptr i32 %inB_1, i64 0, i64 7"   --->   Operation 289 'getelementptr' 'inB_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%inB_2_addr_7 = getelementptr i32 %inB_2, i64 0, i64 7"   --->   Operation 290 'getelementptr' 'inB_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%inB_3_addr_7 = getelementptr i32 %inB_3, i64 0, i64 7"   --->   Operation 291 'getelementptr' 'inB_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%inB_4_addr_7 = getelementptr i32 %inB_4, i64 0, i64 7"   --->   Operation 292 'getelementptr' 'inB_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%inB_5_addr_7 = getelementptr i32 %inB_5, i64 0, i64 7"   --->   Operation 293 'getelementptr' 'inB_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%inB_6_addr_7 = getelementptr i32 %inB_6, i64 0, i64 7"   --->   Operation 294 'getelementptr' 'inB_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%inB_7_addr_7 = getelementptr i32 %inB_7, i64 0, i64 7"   --->   Operation 295 'getelementptr' 'inB_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%inB_8_addr_7 = getelementptr i32 %inB_8, i64 0, i64 7"   --->   Operation 296 'getelementptr' 'inB_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%inB_0_addr_6 = getelementptr i32 %inB_0, i64 0, i64 6"   --->   Operation 297 'getelementptr' 'inB_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%inB_1_addr_6 = getelementptr i32 %inB_1, i64 0, i64 6"   --->   Operation 298 'getelementptr' 'inB_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%inB_2_addr_6 = getelementptr i32 %inB_2, i64 0, i64 6"   --->   Operation 299 'getelementptr' 'inB_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%inB_3_addr_6 = getelementptr i32 %inB_3, i64 0, i64 6"   --->   Operation 300 'getelementptr' 'inB_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%inB_4_addr_6 = getelementptr i32 %inB_4, i64 0, i64 6"   --->   Operation 301 'getelementptr' 'inB_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%inB_5_addr_6 = getelementptr i32 %inB_5, i64 0, i64 6"   --->   Operation 302 'getelementptr' 'inB_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%inB_6_addr_6 = getelementptr i32 %inB_6, i64 0, i64 6"   --->   Operation 303 'getelementptr' 'inB_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%inB_7_addr_6 = getelementptr i32 %inB_7, i64 0, i64 6"   --->   Operation 304 'getelementptr' 'inB_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%inB_8_addr_6 = getelementptr i32 %inB_8, i64 0, i64 6"   --->   Operation 305 'getelementptr' 'inB_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%inB_0_addr_5 = getelementptr i32 %inB_0, i64 0, i64 5"   --->   Operation 306 'getelementptr' 'inB_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%inB_1_addr_5 = getelementptr i32 %inB_1, i64 0, i64 5"   --->   Operation 307 'getelementptr' 'inB_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%inB_2_addr_5 = getelementptr i32 %inB_2, i64 0, i64 5"   --->   Operation 308 'getelementptr' 'inB_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%inB_3_addr_5 = getelementptr i32 %inB_3, i64 0, i64 5"   --->   Operation 309 'getelementptr' 'inB_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%inB_4_addr_5 = getelementptr i32 %inB_4, i64 0, i64 5"   --->   Operation 310 'getelementptr' 'inB_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%inB_5_addr_5 = getelementptr i32 %inB_5, i64 0, i64 5"   --->   Operation 311 'getelementptr' 'inB_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%inB_6_addr_5 = getelementptr i32 %inB_6, i64 0, i64 5"   --->   Operation 312 'getelementptr' 'inB_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%inB_7_addr_5 = getelementptr i32 %inB_7, i64 0, i64 5"   --->   Operation 313 'getelementptr' 'inB_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%inB_8_addr_5 = getelementptr i32 %inB_8, i64 0, i64 5"   --->   Operation 314 'getelementptr' 'inB_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%inB_0_addr_4 = getelementptr i32 %inB_0, i64 0, i64 4"   --->   Operation 315 'getelementptr' 'inB_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%inB_1_addr_4 = getelementptr i32 %inB_1, i64 0, i64 4"   --->   Operation 316 'getelementptr' 'inB_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%inB_2_addr_4 = getelementptr i32 %inB_2, i64 0, i64 4"   --->   Operation 317 'getelementptr' 'inB_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%inB_3_addr_4 = getelementptr i32 %inB_3, i64 0, i64 4"   --->   Operation 318 'getelementptr' 'inB_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%inB_4_addr_4 = getelementptr i32 %inB_4, i64 0, i64 4"   --->   Operation 319 'getelementptr' 'inB_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%inB_5_addr_4 = getelementptr i32 %inB_5, i64 0, i64 4"   --->   Operation 320 'getelementptr' 'inB_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%inB_6_addr_4 = getelementptr i32 %inB_6, i64 0, i64 4"   --->   Operation 321 'getelementptr' 'inB_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%inB_7_addr_4 = getelementptr i32 %inB_7, i64 0, i64 4"   --->   Operation 322 'getelementptr' 'inB_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%inB_8_addr_4 = getelementptr i32 %inB_8, i64 0, i64 4"   --->   Operation 323 'getelementptr' 'inB_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%inB_0_addr_3 = getelementptr i32 %inB_0, i64 0, i64 3"   --->   Operation 324 'getelementptr' 'inB_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%inB_1_addr_3 = getelementptr i32 %inB_1, i64 0, i64 3"   --->   Operation 325 'getelementptr' 'inB_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%inB_2_addr_3 = getelementptr i32 %inB_2, i64 0, i64 3"   --->   Operation 326 'getelementptr' 'inB_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%inB_3_addr_3 = getelementptr i32 %inB_3, i64 0, i64 3"   --->   Operation 327 'getelementptr' 'inB_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%inB_4_addr_3 = getelementptr i32 %inB_4, i64 0, i64 3"   --->   Operation 328 'getelementptr' 'inB_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%inB_5_addr_3 = getelementptr i32 %inB_5, i64 0, i64 3"   --->   Operation 329 'getelementptr' 'inB_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%inB_6_addr_3 = getelementptr i32 %inB_6, i64 0, i64 3"   --->   Operation 330 'getelementptr' 'inB_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%inB_7_addr_3 = getelementptr i32 %inB_7, i64 0, i64 3"   --->   Operation 331 'getelementptr' 'inB_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%inB_8_addr_3 = getelementptr i32 %inB_8, i64 0, i64 3"   --->   Operation 332 'getelementptr' 'inB_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%inB_0_addr_2 = getelementptr i32 %inB_0, i64 0, i64 2"   --->   Operation 333 'getelementptr' 'inB_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%inB_1_addr_2 = getelementptr i32 %inB_1, i64 0, i64 2"   --->   Operation 334 'getelementptr' 'inB_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%inB_2_addr_2 = getelementptr i32 %inB_2, i64 0, i64 2"   --->   Operation 335 'getelementptr' 'inB_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%inB_3_addr_2 = getelementptr i32 %inB_3, i64 0, i64 2"   --->   Operation 336 'getelementptr' 'inB_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%inB_4_addr_2 = getelementptr i32 %inB_4, i64 0, i64 2"   --->   Operation 337 'getelementptr' 'inB_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%inB_5_addr_2 = getelementptr i32 %inB_5, i64 0, i64 2"   --->   Operation 338 'getelementptr' 'inB_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%inB_6_addr_2 = getelementptr i32 %inB_6, i64 0, i64 2"   --->   Operation 339 'getelementptr' 'inB_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%inB_7_addr_2 = getelementptr i32 %inB_7, i64 0, i64 2"   --->   Operation 340 'getelementptr' 'inB_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%inB_8_addr_2 = getelementptr i32 %inB_8, i64 0, i64 2"   --->   Operation 341 'getelementptr' 'inB_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%inB_0_addr_1 = getelementptr i32 %inB_0, i64 0, i64 1"   --->   Operation 342 'getelementptr' 'inB_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%inB_1_addr_1 = getelementptr i32 %inB_1, i64 0, i64 1"   --->   Operation 343 'getelementptr' 'inB_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%inB_2_addr_1 = getelementptr i32 %inB_2, i64 0, i64 1"   --->   Operation 344 'getelementptr' 'inB_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%inB_3_addr_1 = getelementptr i32 %inB_3, i64 0, i64 1"   --->   Operation 345 'getelementptr' 'inB_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%inB_4_addr_1 = getelementptr i32 %inB_4, i64 0, i64 1"   --->   Operation 346 'getelementptr' 'inB_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%inB_5_addr_1 = getelementptr i32 %inB_5, i64 0, i64 1"   --->   Operation 347 'getelementptr' 'inB_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%inB_6_addr_1 = getelementptr i32 %inB_6, i64 0, i64 1"   --->   Operation 348 'getelementptr' 'inB_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%inB_7_addr_1 = getelementptr i32 %inB_7, i64 0, i64 1"   --->   Operation 349 'getelementptr' 'inB_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%inB_8_addr_1 = getelementptr i32 %inB_8, i64 0, i64 1"   --->   Operation 350 'getelementptr' 'inB_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%inB_0_addr = getelementptr i32 %inB_0, i64 0, i64 0"   --->   Operation 351 'getelementptr' 'inB_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%inB_1_addr = getelementptr i32 %inB_1, i64 0, i64 0"   --->   Operation 352 'getelementptr' 'inB_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%inB_2_addr = getelementptr i32 %inB_2, i64 0, i64 0"   --->   Operation 353 'getelementptr' 'inB_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%inB_3_addr = getelementptr i32 %inB_3, i64 0, i64 0"   --->   Operation 354 'getelementptr' 'inB_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%inB_4_addr = getelementptr i32 %inB_4, i64 0, i64 0"   --->   Operation 355 'getelementptr' 'inB_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%inB_5_addr = getelementptr i32 %inB_5, i64 0, i64 0"   --->   Operation 356 'getelementptr' 'inB_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%inB_6_addr = getelementptr i32 %inB_6, i64 0, i64 0"   --->   Operation 357 'getelementptr' 'inB_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%inB_7_addr = getelementptr i32 %inB_7, i64 0, i64 0"   --->   Operation 358 'getelementptr' 'inB_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%inB_8_addr = getelementptr i32 %inB_8, i64 0, i64 0"   --->   Operation 359 'getelementptr' 'inB_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.84ns)   --->   "%store_ln21 = store i8 0, i8 %indvar_flatten" [arr_mult_2d.cpp:21]   --->   Operation 360 'store' 'store_ln21' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 361 [1/1] (0.84ns)   --->   "%store_ln21 = store i5 0, i5 %i_V" [arr_mult_2d.cpp:21]   --->   Operation 361 'store' 'store_ln21' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 362 [1/1] (0.84ns)   --->   "%store_ln21 = store i4 0, i4 %j_V" [arr_mult_2d.cpp:21]   --->   Operation 362 'store' 'store_ln21' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [arr_mult_2d.cpp:21]   --->   Operation 363 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 364 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 365 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %indvar_flatten_load, i8 200"   --->   Operation 366 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (1.35ns)   --->   "%add_ln1057 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 367 'add' 'add_ln1057' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %.split4, void"   --->   Operation 368 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%j_V_load = load i4 %j_V"   --->   Operation 369 'load' 'j_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%i_V_load = load i5 %i_V"   --->   Operation 370 'load' 'i_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.87ns)   --->   "%icmp_ln1057_1 = icmp_eq  i4 %j_V_load, i4 10"   --->   Operation 371 'icmp' 'icmp_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.58ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_1, i4 0, i4 %j_V_load"   --->   Operation 372 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (1.09ns)   --->   "%add_ln870 = add i5 %i_V_load, i5 1"   --->   Operation 373 'add' 'add_ln870' <Predicate = (!icmp_ln1057)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.62ns)   --->   "%select_ln1057_1 = select i1 %icmp_ln1057_1, i5 %add_ln870, i5 %i_V_load"   --->   Operation 374 'select' 'select_ln1057_1' <Predicate = (!icmp_ln1057)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i5 %select_ln1057_1"   --->   Operation 375 'zext' 'zext_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%inA_23_addr = getelementptr i32 %inA_23, i64 0, i64 %zext_ln1057"   --->   Operation 376 'getelementptr' 'inA_23_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 377 [2/2] (1.14ns)   --->   "%inA_23_load = load i5 %inA_23_addr"   --->   Operation 377 'load' 'inA_23_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%inA_0_addr = getelementptr i32 %inA_0, i64 0, i64 %zext_ln1057"   --->   Operation 378 'getelementptr' 'inA_0_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 379 [2/2] (1.14ns)   --->   "%inA_0_load = load i5 %inA_0_addr"   --->   Operation 379 'load' 'inA_0_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%inA_1_addr = getelementptr i32 %inA_1, i64 0, i64 %zext_ln1057"   --->   Operation 380 'getelementptr' 'inA_1_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 381 [2/2] (1.14ns)   --->   "%inA_1_load = load i5 %inA_1_addr"   --->   Operation 381 'load' 'inA_1_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%inA_2_addr = getelementptr i32 %inA_2, i64 0, i64 %zext_ln1057"   --->   Operation 382 'getelementptr' 'inA_2_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 383 [2/2] (1.14ns)   --->   "%inA_2_load = load i5 %inA_2_addr"   --->   Operation 383 'load' 'inA_2_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%inA_3_addr = getelementptr i32 %inA_3, i64 0, i64 %zext_ln1057"   --->   Operation 384 'getelementptr' 'inA_3_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 385 [2/2] (1.14ns)   --->   "%inA_3_load = load i5 %inA_3_addr"   --->   Operation 385 'load' 'inA_3_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%inA_4_addr = getelementptr i32 %inA_4, i64 0, i64 %zext_ln1057"   --->   Operation 386 'getelementptr' 'inA_4_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 387 [2/2] (1.14ns)   --->   "%inA_4_load = load i5 %inA_4_addr"   --->   Operation 387 'load' 'inA_4_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%inA_5_addr = getelementptr i32 %inA_5, i64 0, i64 %zext_ln1057"   --->   Operation 388 'getelementptr' 'inA_5_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 389 [2/2] (1.14ns)   --->   "%inA_5_load = load i5 %inA_5_addr"   --->   Operation 389 'load' 'inA_5_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%inA_6_addr = getelementptr i32 %inA_6, i64 0, i64 %zext_ln1057"   --->   Operation 390 'getelementptr' 'inA_6_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 391 [2/2] (1.14ns)   --->   "%inA_6_load = load i5 %inA_6_addr"   --->   Operation 391 'load' 'inA_6_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%inA_7_addr = getelementptr i32 %inA_7, i64 0, i64 %zext_ln1057"   --->   Operation 392 'getelementptr' 'inA_7_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 393 [2/2] (1.14ns)   --->   "%inA_7_load = load i5 %inA_7_addr"   --->   Operation 393 'load' 'inA_7_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%inA_8_addr = getelementptr i32 %inA_8, i64 0, i64 %zext_ln1057"   --->   Operation 394 'getelementptr' 'inA_8_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 395 [2/2] (1.14ns)   --->   "%inA_8_load = load i5 %inA_8_addr"   --->   Operation 395 'load' 'inA_8_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%inA_9_addr = getelementptr i32 %inA_9, i64 0, i64 %zext_ln1057"   --->   Operation 396 'getelementptr' 'inA_9_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 397 [2/2] (1.14ns)   --->   "%inA_9_load = load i5 %inA_9_addr"   --->   Operation 397 'load' 'inA_9_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%inA_10_addr = getelementptr i32 %inA_10, i64 0, i64 %zext_ln1057"   --->   Operation 398 'getelementptr' 'inA_10_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 399 [2/2] (1.14ns)   --->   "%inA_10_load = load i5 %inA_10_addr"   --->   Operation 399 'load' 'inA_10_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%inA_11_addr = getelementptr i32 %inA_11, i64 0, i64 %zext_ln1057"   --->   Operation 400 'getelementptr' 'inA_11_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 401 [2/2] (1.14ns)   --->   "%inA_11_load = load i5 %inA_11_addr"   --->   Operation 401 'load' 'inA_11_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%inA_12_addr = getelementptr i32 %inA_12, i64 0, i64 %zext_ln1057"   --->   Operation 402 'getelementptr' 'inA_12_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 403 [2/2] (1.14ns)   --->   "%inA_12_load = load i5 %inA_12_addr"   --->   Operation 403 'load' 'inA_12_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%inA_13_addr = getelementptr i32 %inA_13, i64 0, i64 %zext_ln1057"   --->   Operation 404 'getelementptr' 'inA_13_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 405 [2/2] (1.14ns)   --->   "%inA_13_load = load i5 %inA_13_addr"   --->   Operation 405 'load' 'inA_13_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%inA_14_addr = getelementptr i32 %inA_14, i64 0, i64 %zext_ln1057"   --->   Operation 406 'getelementptr' 'inA_14_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (1.14ns)   --->   "%inA_14_load = load i5 %inA_14_addr"   --->   Operation 407 'load' 'inA_14_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%inA_15_addr = getelementptr i32 %inA_15, i64 0, i64 %zext_ln1057"   --->   Operation 408 'getelementptr' 'inA_15_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 409 [2/2] (1.14ns)   --->   "%inA_15_load = load i5 %inA_15_addr"   --->   Operation 409 'load' 'inA_15_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%inA_16_addr = getelementptr i32 %inA_16, i64 0, i64 %zext_ln1057"   --->   Operation 410 'getelementptr' 'inA_16_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 411 [2/2] (1.14ns)   --->   "%inA_16_load = load i5 %inA_16_addr"   --->   Operation 411 'load' 'inA_16_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%inA_17_addr = getelementptr i32 %inA_17, i64 0, i64 %zext_ln1057"   --->   Operation 412 'getelementptr' 'inA_17_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 413 [2/2] (1.14ns)   --->   "%inA_17_load = load i5 %inA_17_addr"   --->   Operation 413 'load' 'inA_17_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%inA_18_addr = getelementptr i32 %inA_18, i64 0, i64 %zext_ln1057"   --->   Operation 414 'getelementptr' 'inA_18_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 415 [2/2] (1.14ns)   --->   "%inA_18_load = load i5 %inA_18_addr"   --->   Operation 415 'load' 'inA_18_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%inA_19_addr = getelementptr i32 %inA_19, i64 0, i64 %zext_ln1057"   --->   Operation 416 'getelementptr' 'inA_19_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 417 [2/2] (1.14ns)   --->   "%inA_19_load = load i5 %inA_19_addr"   --->   Operation 417 'load' 'inA_19_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%inA_20_addr = getelementptr i32 %inA_20, i64 0, i64 %zext_ln1057"   --->   Operation 418 'getelementptr' 'inA_20_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 419 [2/2] (1.14ns)   --->   "%inA_20_load = load i5 %inA_20_addr"   --->   Operation 419 'load' 'inA_20_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%inA_21_addr = getelementptr i32 %inA_21, i64 0, i64 %zext_ln1057"   --->   Operation 420 'getelementptr' 'inA_21_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 421 [2/2] (1.14ns)   --->   "%inA_21_load = load i5 %inA_21_addr"   --->   Operation 421 'load' 'inA_21_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%inA_22_addr = getelementptr i32 %inA_22, i64 0, i64 %zext_ln1057"   --->   Operation 422 'getelementptr' 'inA_22_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 423 [2/2] (1.14ns)   --->   "%inA_22_load = load i5 %inA_22_addr"   --->   Operation 423 'load' 'inA_22_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 424 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.0, i4 0, void %V1.i8.i782.case.0.0, i4 1, void %V1.i8.i782.case.1.0, i4 2, void %V1.i8.i782.case.2.0, i4 3, void %V1.i8.i782.case.3.0, i4 4, void %V1.i8.i782.case.4.0, i4 5, void %V1.i8.i782.case.5.0, i4 6, void %V1.i8.i782.case.6.0, i4 7, void %V1.i8.i782.case.7.0, i4 8, void %V1.i8.i782.case.8.0"   --->   Operation 424 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_1 : Operation 425 [2/2] (1.14ns)   --->   "%inB_8_load_9 = load i5 %inB_8_addr_9"   --->   Operation 425 'load' 'inB_8_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 426 [2/2] (1.14ns)   --->   "%inB_7_load_9 = load i5 %inB_7_addr_9"   --->   Operation 426 'load' 'inB_7_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 427 [2/2] (1.14ns)   --->   "%inB_6_load_9 = load i5 %inB_6_addr_9"   --->   Operation 427 'load' 'inB_6_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 428 [2/2] (1.14ns)   --->   "%inB_5_load_9 = load i5 %inB_5_addr_9"   --->   Operation 428 'load' 'inB_5_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 429 [2/2] (1.14ns)   --->   "%inB_4_load_9 = load i5 %inB_4_addr_9"   --->   Operation 429 'load' 'inB_4_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 430 [2/2] (1.14ns)   --->   "%inB_3_load_9 = load i5 %inB_3_addr_9"   --->   Operation 430 'load' 'inB_3_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 431 [2/2] (1.14ns)   --->   "%inB_2_load_9 = load i5 %inB_2_addr_9"   --->   Operation 431 'load' 'inB_2_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 432 [2/2] (1.14ns)   --->   "%inB_1_load_9 = load i5 %inB_1_addr_9"   --->   Operation 432 'load' 'inB_1_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 433 [2/2] (1.14ns)   --->   "%inB_0_load_9 = load i5 %inB_0_addr_9"   --->   Operation 433 'load' 'inB_0_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 434 [2/2] (1.14ns)   --->   "%inB_9_load_9 = load i5 %inB_9_addr_9"   --->   Operation 434 'load' 'inB_9_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 435 [2/2] (1.14ns)   --->   "%inB_8_load_23 = load i5 %inB_8_addr_23"   --->   Operation 435 'load' 'inB_8_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 436 [2/2] (1.14ns)   --->   "%inB_7_load_23 = load i5 %inB_7_addr_23"   --->   Operation 436 'load' 'inB_7_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 437 [2/2] (1.14ns)   --->   "%inB_6_load_23 = load i5 %inB_6_addr_23"   --->   Operation 437 'load' 'inB_6_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 438 [2/2] (1.14ns)   --->   "%inB_5_load_23 = load i5 %inB_5_addr_23"   --->   Operation 438 'load' 'inB_5_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 439 [2/2] (1.14ns)   --->   "%inB_4_load_23 = load i5 %inB_4_addr_23"   --->   Operation 439 'load' 'inB_4_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 440 [2/2] (1.14ns)   --->   "%inB_3_load_23 = load i5 %inB_3_addr_23"   --->   Operation 440 'load' 'inB_3_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 441 [2/2] (1.14ns)   --->   "%inB_2_load_23 = load i5 %inB_2_addr_23"   --->   Operation 441 'load' 'inB_2_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 442 [2/2] (1.14ns)   --->   "%inB_1_load_23 = load i5 %inB_1_addr_23"   --->   Operation 442 'load' 'inB_1_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 443 [2/2] (1.14ns)   --->   "%inB_0_load_23 = load i5 %inB_0_addr_23"   --->   Operation 443 'load' 'inB_0_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 444 [2/2] (1.14ns)   --->   "%inB_9_load_23 = load i5 %inB_9_addr_23"   --->   Operation 444 'load' 'inB_9_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 445 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 446 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 447 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 448 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 449 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 450 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 451 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 452 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 453 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx1513.exit" [arr_mult_2d.cpp:26]   --->   Operation 454 'br' 'br_ln26' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_22_2_str"   --->   Operation 455 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 456 'speclooptripcount' 'empty_35' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 457 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [arr_mult_2d.cpp:22]   --->   Operation 458 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 459 [1/2] (1.14ns)   --->   "%inA_23_load = load i5 %inA_23_addr"   --->   Operation 459 'load' 'inA_23_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 460 [1/2] (1.14ns)   --->   "%inA_0_load = load i5 %inA_0_addr"   --->   Operation 460 'load' 'inA_0_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 461 [1/2] (1.14ns)   --->   "%inA_1_load = load i5 %inA_1_addr"   --->   Operation 461 'load' 'inA_1_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 462 [1/2] (1.14ns)   --->   "%inA_2_load = load i5 %inA_2_addr"   --->   Operation 462 'load' 'inA_2_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 463 [1/2] (1.14ns)   --->   "%inA_3_load = load i5 %inA_3_addr"   --->   Operation 463 'load' 'inA_3_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 464 [1/2] (1.14ns)   --->   "%inA_4_load = load i5 %inA_4_addr"   --->   Operation 464 'load' 'inA_4_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 465 [1/2] (1.14ns)   --->   "%inA_5_load = load i5 %inA_5_addr"   --->   Operation 465 'load' 'inA_5_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 466 [1/2] (1.14ns)   --->   "%inA_6_load = load i5 %inA_6_addr"   --->   Operation 466 'load' 'inA_6_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 467 [1/2] (1.14ns)   --->   "%inA_7_load = load i5 %inA_7_addr"   --->   Operation 467 'load' 'inA_7_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 468 [1/2] (1.14ns)   --->   "%inA_8_load = load i5 %inA_8_addr"   --->   Operation 468 'load' 'inA_8_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 469 [1/2] (1.14ns)   --->   "%inA_9_load = load i5 %inA_9_addr"   --->   Operation 469 'load' 'inA_9_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 470 [1/2] (1.14ns)   --->   "%inA_10_load = load i5 %inA_10_addr"   --->   Operation 470 'load' 'inA_10_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 471 [1/2] (1.14ns)   --->   "%inA_11_load = load i5 %inA_11_addr"   --->   Operation 471 'load' 'inA_11_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 472 [1/2] (1.14ns)   --->   "%inA_12_load = load i5 %inA_12_addr"   --->   Operation 472 'load' 'inA_12_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 473 [1/2] (1.14ns)   --->   "%inA_13_load = load i5 %inA_13_addr"   --->   Operation 473 'load' 'inA_13_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 474 [1/2] (1.14ns)   --->   "%inA_14_load = load i5 %inA_14_addr"   --->   Operation 474 'load' 'inA_14_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 475 [1/2] (1.14ns)   --->   "%inA_15_load = load i5 %inA_15_addr"   --->   Operation 475 'load' 'inA_15_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 476 [1/2] (1.14ns)   --->   "%inA_16_load = load i5 %inA_16_addr"   --->   Operation 476 'load' 'inA_16_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 477 [1/2] (1.14ns)   --->   "%inA_17_load = load i5 %inA_17_addr"   --->   Operation 477 'load' 'inA_17_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 478 [1/2] (1.14ns)   --->   "%inA_18_load = load i5 %inA_18_addr"   --->   Operation 478 'load' 'inA_18_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 479 [1/2] (1.14ns)   --->   "%inA_19_load = load i5 %inA_19_addr"   --->   Operation 479 'load' 'inA_19_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 480 [1/2] (1.14ns)   --->   "%inA_20_load = load i5 %inA_20_addr"   --->   Operation 480 'load' 'inA_20_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 481 [1/2] (1.14ns)   --->   "%inA_21_load = load i5 %inA_21_addr"   --->   Operation 481 'load' 'inA_21_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 482 [1/2] (1.14ns)   --->   "%inA_22_load = load i5 %inA_22_addr"   --->   Operation 482 'load' 'inA_22_load' <Predicate = (!icmp_ln1057)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i32 %inA_0_load"   --->   Operation 483 'trunc' 'trunc_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 484 [2/2] (1.14ns)   --->   "%inB_8_load = load i5 %inB_8_addr"   --->   Operation 484 'load' 'inB_8_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 485 [2/2] (1.14ns)   --->   "%inB_7_load = load i5 %inB_7_addr"   --->   Operation 485 'load' 'inB_7_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 486 [2/2] (1.14ns)   --->   "%inB_6_load = load i5 %inB_6_addr"   --->   Operation 486 'load' 'inB_6_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 487 [2/2] (1.14ns)   --->   "%inB_5_load = load i5 %inB_5_addr"   --->   Operation 487 'load' 'inB_5_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 488 [2/2] (1.14ns)   --->   "%inB_4_load = load i5 %inB_4_addr"   --->   Operation 488 'load' 'inB_4_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 489 [2/2] (1.14ns)   --->   "%inB_3_load = load i5 %inB_3_addr"   --->   Operation 489 'load' 'inB_3_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 490 [2/2] (1.14ns)   --->   "%inB_2_load = load i5 %inB_2_addr"   --->   Operation 490 'load' 'inB_2_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 491 [2/2] (1.14ns)   --->   "%inB_1_load = load i5 %inB_1_addr"   --->   Operation 491 'load' 'inB_1_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 492 [2/2] (1.14ns)   --->   "%inB_0_load = load i5 %inB_0_addr"   --->   Operation 492 'load' 'inB_0_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 493 [2/2] (1.14ns)   --->   "%inB_9_load = load i5 %inB_9_addr"   --->   Operation 493 'load' 'inB_9_load' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = trunc i32 %inA_1_load"   --->   Operation 494 'trunc' 'trunc_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.1, i4 0, void %V1.i8.i782.case.0.1, i4 1, void %V1.i8.i782.case.1.1, i4 2, void %V1.i8.i782.case.2.1, i4 3, void %V1.i8.i782.case.3.1, i4 4, void %V1.i8.i782.case.4.1, i4 5, void %V1.i8.i782.case.5.1, i4 6, void %V1.i8.i782.case.6.1, i4 7, void %V1.i8.i782.case.7.1, i4 8, void %V1.i8.i782.case.8.1"   --->   Operation 495 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 496 [2/2] (1.14ns)   --->   "%inB_8_load_1 = load i5 %inB_8_addr_1"   --->   Operation 496 'load' 'inB_8_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 497 [2/2] (1.14ns)   --->   "%inB_7_load_1 = load i5 %inB_7_addr_1"   --->   Operation 497 'load' 'inB_7_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 498 [2/2] (1.14ns)   --->   "%inB_6_load_1 = load i5 %inB_6_addr_1"   --->   Operation 498 'load' 'inB_6_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 499 [2/2] (1.14ns)   --->   "%inB_5_load_1 = load i5 %inB_5_addr_1"   --->   Operation 499 'load' 'inB_5_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 500 [2/2] (1.14ns)   --->   "%inB_4_load_1 = load i5 %inB_4_addr_1"   --->   Operation 500 'load' 'inB_4_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 501 [2/2] (1.14ns)   --->   "%inB_3_load_1 = load i5 %inB_3_addr_1"   --->   Operation 501 'load' 'inB_3_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 502 [2/2] (1.14ns)   --->   "%inB_2_load_1 = load i5 %inB_2_addr_1"   --->   Operation 502 'load' 'inB_2_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 503 [2/2] (1.14ns)   --->   "%inB_1_load_1 = load i5 %inB_1_addr_1"   --->   Operation 503 'load' 'inB_1_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 504 [2/2] (1.14ns)   --->   "%inB_0_load_1 = load i5 %inB_0_addr_1"   --->   Operation 504 'load' 'inB_0_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 505 [2/2] (1.14ns)   --->   "%inB_9_load_1 = load i5 %inB_9_addr_1"   --->   Operation 505 'load' 'inB_9_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i32 %inA_2_load"   --->   Operation 506 'trunc' 'trunc_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.2, i4 0, void %V1.i8.i782.case.0.2, i4 1, void %V1.i8.i782.case.1.2, i4 2, void %V1.i8.i782.case.2.2, i4 3, void %V1.i8.i782.case.3.2, i4 4, void %V1.i8.i782.case.4.2, i4 5, void %V1.i8.i782.case.5.2, i4 6, void %V1.i8.i782.case.6.2, i4 7, void %V1.i8.i782.case.7.2, i4 8, void %V1.i8.i782.case.8.2"   --->   Operation 507 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln870_3 = trunc i32 %inA_3_load"   --->   Operation 508 'trunc' 'trunc_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.3, i4 0, void %V1.i8.i782.case.0.3, i4 1, void %V1.i8.i782.case.1.3, i4 2, void %V1.i8.i782.case.2.3, i4 3, void %V1.i8.i782.case.3.3, i4 4, void %V1.i8.i782.case.4.3, i4 5, void %V1.i8.i782.case.5.3, i4 6, void %V1.i8.i782.case.6.3, i4 7, void %V1.i8.i782.case.7.3, i4 8, void %V1.i8.i782.case.8.3"   --->   Operation 509 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln870_4 = trunc i32 %inA_4_load"   --->   Operation 510 'trunc' 'trunc_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.4, i4 0, void %V1.i8.i782.case.0.4, i4 1, void %V1.i8.i782.case.1.4, i4 2, void %V1.i8.i782.case.2.4, i4 3, void %V1.i8.i782.case.3.4, i4 4, void %V1.i8.i782.case.4.4, i4 5, void %V1.i8.i782.case.5.4, i4 6, void %V1.i8.i782.case.6.4, i4 7, void %V1.i8.i782.case.7.4, i4 8, void %V1.i8.i782.case.8.4"   --->   Operation 511 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln870_5 = trunc i32 %inA_5_load"   --->   Operation 512 'trunc' 'trunc_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.5, i4 0, void %V1.i8.i782.case.0.5, i4 1, void %V1.i8.i782.case.1.5, i4 2, void %V1.i8.i782.case.2.5, i4 3, void %V1.i8.i782.case.3.5, i4 4, void %V1.i8.i782.case.4.5, i4 5, void %V1.i8.i782.case.5.5, i4 6, void %V1.i8.i782.case.6.5, i4 7, void %V1.i8.i782.case.7.5, i4 8, void %V1.i8.i782.case.8.5"   --->   Operation 513 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln870_6 = trunc i32 %inA_6_load"   --->   Operation 514 'trunc' 'trunc_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.6, i4 0, void %V1.i8.i782.case.0.6, i4 1, void %V1.i8.i782.case.1.6, i4 2, void %V1.i8.i782.case.2.6, i4 3, void %V1.i8.i782.case.3.6, i4 4, void %V1.i8.i782.case.4.6, i4 5, void %V1.i8.i782.case.5.6, i4 6, void %V1.i8.i782.case.6.6, i4 7, void %V1.i8.i782.case.7.6, i4 8, void %V1.i8.i782.case.8.6"   --->   Operation 515 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln870_7 = trunc i32 %inA_7_load"   --->   Operation 516 'trunc' 'trunc_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.7, i4 0, void %V1.i8.i782.case.0.7, i4 1, void %V1.i8.i782.case.1.7, i4 2, void %V1.i8.i782.case.2.7, i4 3, void %V1.i8.i782.case.3.7, i4 4, void %V1.i8.i782.case.4.7, i4 5, void %V1.i8.i782.case.5.7, i4 6, void %V1.i8.i782.case.6.7, i4 7, void %V1.i8.i782.case.7.7, i4 8, void %V1.i8.i782.case.8.7"   --->   Operation 517 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln870_8 = trunc i32 %inA_8_load"   --->   Operation 518 'trunc' 'trunc_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.8, i4 0, void %V1.i8.i782.case.0.8, i4 1, void %V1.i8.i782.case.1.8, i4 2, void %V1.i8.i782.case.2.8, i4 3, void %V1.i8.i782.case.3.8, i4 4, void %V1.i8.i782.case.4.8, i4 5, void %V1.i8.i782.case.5.8, i4 6, void %V1.i8.i782.case.6.8, i4 7, void %V1.i8.i782.case.7.8, i4 8, void %V1.i8.i782.case.8.8"   --->   Operation 519 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln870_9 = trunc i32 %inA_9_load"   --->   Operation 520 'trunc' 'trunc_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.9, i4 0, void %V1.i8.i782.case.0.9, i4 1, void %V1.i8.i782.case.1.9, i4 2, void %V1.i8.i782.case.2.9, i4 3, void %V1.i8.i782.case.3.9, i4 4, void %V1.i8.i782.case.4.9, i4 5, void %V1.i8.i782.case.5.9, i4 6, void %V1.i8.i782.case.6.9, i4 7, void %V1.i8.i782.case.7.9, i4 8, void %V1.i8.i782.case.8.9"   --->   Operation 521 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 522 [1/2] (1.14ns)   --->   "%inB_8_load_9 = load i5 %inB_8_addr_9"   --->   Operation 522 'load' 'inB_8_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 523 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 523 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_2 : Operation 524 [1/2] (1.14ns)   --->   "%inB_7_load_9 = load i5 %inB_7_addr_9"   --->   Operation 524 'load' 'inB_7_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 525 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 525 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_2 : Operation 526 [1/2] (1.14ns)   --->   "%inB_6_load_9 = load i5 %inB_6_addr_9"   --->   Operation 526 'load' 'inB_6_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 527 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 527 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_2 : Operation 528 [1/2] (1.14ns)   --->   "%inB_5_load_9 = load i5 %inB_5_addr_9"   --->   Operation 528 'load' 'inB_5_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 529 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 529 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_2 : Operation 530 [1/2] (1.14ns)   --->   "%inB_4_load_9 = load i5 %inB_4_addr_9"   --->   Operation 530 'load' 'inB_4_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 531 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 531 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_2 : Operation 532 [1/2] (1.14ns)   --->   "%inB_3_load_9 = load i5 %inB_3_addr_9"   --->   Operation 532 'load' 'inB_3_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 533 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 533 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_2 : Operation 534 [1/2] (1.14ns)   --->   "%inB_2_load_9 = load i5 %inB_2_addr_9"   --->   Operation 534 'load' 'inB_2_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 535 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 535 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_2 : Operation 536 [1/2] (1.14ns)   --->   "%inB_1_load_9 = load i5 %inB_1_addr_9"   --->   Operation 536 'load' 'inB_1_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 537 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 537 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_2 : Operation 538 [1/2] (1.14ns)   --->   "%inB_0_load_9 = load i5 %inB_0_addr_9"   --->   Operation 538 'load' 'inB_0_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 539 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.9"   --->   Operation 539 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_2 : Operation 540 [1/2] (1.14ns)   --->   "%inB_9_load_9 = load i5 %inB_9_addr_9"   --->   Operation 540 'load' 'inB_9_load_9' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 541 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.9"   --->   Operation 541 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%phi_ln870_9 = phi i32 %inB_0_load_9, void %V1.i8.i782.case.0.9, i32 %inB_1_load_9, void %V1.i8.i782.case.1.9, i32 %inB_2_load_9, void %V1.i8.i782.case.2.9, i32 %inB_3_load_9, void %V1.i8.i782.case.3.9, i32 %inB_4_load_9, void %V1.i8.i782.case.4.9, i32 %inB_5_load_9, void %V1.i8.i782.case.5.9, i32 %inB_6_load_9, void %V1.i8.i782.case.6.9, i32 %inB_7_load_9, void %V1.i8.i782.case.7.9, i32 %inB_8_load_9, void %V1.i8.i782.case.8.9, i32 %inB_9_load_9, void %V1.i8.i782.case.9.9"   --->   Operation 542 'phi' 'phi_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %phi_ln870_9"   --->   Operation 543 'trunc' 'empty_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (2.91ns)   --->   "%mul_ln870_9 = mul i10 %empty_20, i10 %trunc_ln870_9"   --->   Operation 544 'mul' 'mul_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln870_10 = trunc i32 %inA_10_load"   --->   Operation 545 'trunc' 'trunc_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.10, i4 0, void %V1.i8.i782.case.0.10, i4 1, void %V1.i8.i782.case.1.10, i4 2, void %V1.i8.i782.case.2.10, i4 3, void %V1.i8.i782.case.3.10, i4 4, void %V1.i8.i782.case.4.10, i4 5, void %V1.i8.i782.case.5.10, i4 6, void %V1.i8.i782.case.6.10, i4 7, void %V1.i8.i782.case.7.10, i4 8, void %V1.i8.i782.case.8.10"   --->   Operation 546 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln870_11 = trunc i32 %inA_11_load"   --->   Operation 547 'trunc' 'trunc_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.11, i4 0, void %V1.i8.i782.case.0.11, i4 1, void %V1.i8.i782.case.1.11, i4 2, void %V1.i8.i782.case.2.11, i4 3, void %V1.i8.i782.case.3.11, i4 4, void %V1.i8.i782.case.4.11, i4 5, void %V1.i8.i782.case.5.11, i4 6, void %V1.i8.i782.case.6.11, i4 7, void %V1.i8.i782.case.7.11, i4 8, void %V1.i8.i782.case.8.11"   --->   Operation 548 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln870_12 = trunc i32 %inA_12_load"   --->   Operation 549 'trunc' 'trunc_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.12, i4 0, void %V1.i8.i782.case.0.12, i4 1, void %V1.i8.i782.case.1.12, i4 2, void %V1.i8.i782.case.2.12, i4 3, void %V1.i8.i782.case.3.12, i4 4, void %V1.i8.i782.case.4.12, i4 5, void %V1.i8.i782.case.5.12, i4 6, void %V1.i8.i782.case.6.12, i4 7, void %V1.i8.i782.case.7.12, i4 8, void %V1.i8.i782.case.8.12"   --->   Operation 550 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln870_13 = trunc i32 %inA_13_load"   --->   Operation 551 'trunc' 'trunc_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.13, i4 0, void %V1.i8.i782.case.0.13, i4 1, void %V1.i8.i782.case.1.13, i4 2, void %V1.i8.i782.case.2.13, i4 3, void %V1.i8.i782.case.3.13, i4 4, void %V1.i8.i782.case.4.13, i4 5, void %V1.i8.i782.case.5.13, i4 6, void %V1.i8.i782.case.6.13, i4 7, void %V1.i8.i782.case.7.13, i4 8, void %V1.i8.i782.case.8.13"   --->   Operation 552 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln870_14 = trunc i32 %inA_14_load"   --->   Operation 553 'trunc' 'trunc_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.14, i4 0, void %V1.i8.i782.case.0.14, i4 1, void %V1.i8.i782.case.1.14, i4 2, void %V1.i8.i782.case.2.14, i4 3, void %V1.i8.i782.case.3.14, i4 4, void %V1.i8.i782.case.4.14, i4 5, void %V1.i8.i782.case.5.14, i4 6, void %V1.i8.i782.case.6.14, i4 7, void %V1.i8.i782.case.7.14, i4 8, void %V1.i8.i782.case.8.14"   --->   Operation 554 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln870_15 = trunc i32 %inA_15_load"   --->   Operation 555 'trunc' 'trunc_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.15, i4 0, void %V1.i8.i782.case.0.15, i4 1, void %V1.i8.i782.case.1.15, i4 2, void %V1.i8.i782.case.2.15, i4 3, void %V1.i8.i782.case.3.15, i4 4, void %V1.i8.i782.case.4.15, i4 5, void %V1.i8.i782.case.5.15, i4 6, void %V1.i8.i782.case.6.15, i4 7, void %V1.i8.i782.case.7.15, i4 8, void %V1.i8.i782.case.8.15"   --->   Operation 556 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln870_16 = trunc i32 %inA_16_load"   --->   Operation 557 'trunc' 'trunc_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.16, i4 0, void %V1.i8.i782.case.0.16, i4 1, void %V1.i8.i782.case.1.16, i4 2, void %V1.i8.i782.case.2.16, i4 3, void %V1.i8.i782.case.3.16, i4 4, void %V1.i8.i782.case.4.16, i4 5, void %V1.i8.i782.case.5.16, i4 6, void %V1.i8.i782.case.6.16, i4 7, void %V1.i8.i782.case.7.16, i4 8, void %V1.i8.i782.case.8.16"   --->   Operation 558 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln870_17 = trunc i32 %inA_17_load"   --->   Operation 559 'trunc' 'trunc_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.17, i4 0, void %V1.i8.i782.case.0.17, i4 1, void %V1.i8.i782.case.1.17, i4 2, void %V1.i8.i782.case.2.17, i4 3, void %V1.i8.i782.case.3.17, i4 4, void %V1.i8.i782.case.4.17, i4 5, void %V1.i8.i782.case.5.17, i4 6, void %V1.i8.i782.case.6.17, i4 7, void %V1.i8.i782.case.7.17, i4 8, void %V1.i8.i782.case.8.17"   --->   Operation 560 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln870_18 = trunc i32 %inA_18_load"   --->   Operation 561 'trunc' 'trunc_ln870_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.18, i4 0, void %V1.i8.i782.case.0.18, i4 1, void %V1.i8.i782.case.1.18, i4 2, void %V1.i8.i782.case.2.18, i4 3, void %V1.i8.i782.case.3.18, i4 4, void %V1.i8.i782.case.4.18, i4 5, void %V1.i8.i782.case.5.18, i4 6, void %V1.i8.i782.case.6.18, i4 7, void %V1.i8.i782.case.7.18, i4 8, void %V1.i8.i782.case.8.18"   --->   Operation 562 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln870_19 = trunc i32 %inA_19_load"   --->   Operation 563 'trunc' 'trunc_ln870_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.19, i4 0, void %V1.i8.i782.case.0.19, i4 1, void %V1.i8.i782.case.1.19, i4 2, void %V1.i8.i782.case.2.19, i4 3, void %V1.i8.i782.case.3.19, i4 4, void %V1.i8.i782.case.4.19, i4 5, void %V1.i8.i782.case.5.19, i4 6, void %V1.i8.i782.case.6.19, i4 7, void %V1.i8.i782.case.7.19, i4 8, void %V1.i8.i782.case.8.19"   --->   Operation 564 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln870_20 = trunc i32 %inA_20_load"   --->   Operation 565 'trunc' 'trunc_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.20, i4 0, void %V1.i8.i782.case.0.20, i4 1, void %V1.i8.i782.case.1.20, i4 2, void %V1.i8.i782.case.2.20, i4 3, void %V1.i8.i782.case.3.20, i4 4, void %V1.i8.i782.case.4.20, i4 5, void %V1.i8.i782.case.5.20, i4 6, void %V1.i8.i782.case.6.20, i4 7, void %V1.i8.i782.case.7.20, i4 8, void %V1.i8.i782.case.8.20"   --->   Operation 566 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln870_21 = trunc i32 %inA_21_load"   --->   Operation 567 'trunc' 'trunc_ln870_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.21, i4 0, void %V1.i8.i782.case.0.21, i4 1, void %V1.i8.i782.case.1.21, i4 2, void %V1.i8.i782.case.2.21, i4 3, void %V1.i8.i782.case.3.21, i4 4, void %V1.i8.i782.case.4.21, i4 5, void %V1.i8.i782.case.5.21, i4 6, void %V1.i8.i782.case.6.21, i4 7, void %V1.i8.i782.case.7.21, i4 8, void %V1.i8.i782.case.8.21"   --->   Operation 568 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln870_22 = trunc i32 %inA_22_load"   --->   Operation 569 'trunc' 'trunc_ln870_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.22, i4 0, void %V1.i8.i782.case.0.22, i4 1, void %V1.i8.i782.case.1.22, i4 2, void %V1.i8.i782.case.2.22, i4 3, void %V1.i8.i782.case.3.22, i4 4, void %V1.i8.i782.case.4.22, i4 5, void %V1.i8.i782.case.5.22, i4 6, void %V1.i8.i782.case.6.22, i4 7, void %V1.i8.i782.case.7.22, i4 8, void %V1.i8.i782.case.8.22"   --->   Operation 570 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln870_23 = trunc i32 %inA_23_load"   --->   Operation 571 'trunc' 'trunc_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.87ns)   --->   "%switch_ln225 = switch i4 %select_ln1057, void %V1.i8.i782.case.9.23, i4 0, void %V1.i8.i782.case.0.23, i4 1, void %V1.i8.i782.case.1.23, i4 2, void %V1.i8.i782.case.2.23, i4 3, void %V1.i8.i782.case.3.23, i4 4, void %V1.i8.i782.case.4.23, i4 5, void %V1.i8.i782.case.5.23, i4 6, void %V1.i8.i782.case.6.23, i4 7, void %V1.i8.i782.case.7.23, i4 8, void %V1.i8.i782.case.8.23"   --->   Operation 572 'switch' 'switch_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.87>
ST_2 : Operation 573 [1/2] (1.14ns)   --->   "%inB_8_load_23 = load i5 %inB_8_addr_23"   --->   Operation 573 'load' 'inB_8_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 574 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 574 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_2 : Operation 575 [1/2] (1.14ns)   --->   "%inB_7_load_23 = load i5 %inB_7_addr_23"   --->   Operation 575 'load' 'inB_7_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 576 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 576 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_2 : Operation 577 [1/2] (1.14ns)   --->   "%inB_6_load_23 = load i5 %inB_6_addr_23"   --->   Operation 577 'load' 'inB_6_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 578 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 578 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_2 : Operation 579 [1/2] (1.14ns)   --->   "%inB_5_load_23 = load i5 %inB_5_addr_23"   --->   Operation 579 'load' 'inB_5_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 580 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 580 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_2 : Operation 581 [1/2] (1.14ns)   --->   "%inB_4_load_23 = load i5 %inB_4_addr_23"   --->   Operation 581 'load' 'inB_4_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 582 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 582 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_2 : Operation 583 [1/2] (1.14ns)   --->   "%inB_3_load_23 = load i5 %inB_3_addr_23"   --->   Operation 583 'load' 'inB_3_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 584 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 584 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_2 : Operation 585 [1/2] (1.14ns)   --->   "%inB_2_load_23 = load i5 %inB_2_addr_23"   --->   Operation 585 'load' 'inB_2_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 586 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 586 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_2 : Operation 587 [1/2] (1.14ns)   --->   "%inB_1_load_23 = load i5 %inB_1_addr_23"   --->   Operation 587 'load' 'inB_1_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 588 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 588 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_2 : Operation 589 [1/2] (1.14ns)   --->   "%inB_0_load_23 = load i5 %inB_0_addr_23"   --->   Operation 589 'load' 'inB_0_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 590 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.23"   --->   Operation 590 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_2 : Operation 591 [1/2] (1.14ns)   --->   "%inB_9_load_23 = load i5 %inB_9_addr_23"   --->   Operation 591 'load' 'inB_9_load_23' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 592 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.23"   --->   Operation 592 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_2 : Operation 593 [1/1] (1.01ns)   --->   "%add_ln870_1 = add i4 %select_ln1057, i4 1"   --->   Operation 593 'add' 'add_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.84ns)   --->   "%store_ln1057 = store i8 %add_ln1057, i8 %indvar_flatten"   --->   Operation 594 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.84>
ST_2 : Operation 595 [1/1] (0.84ns)   --->   "%store_ln1057 = store i5 %select_ln1057_1, i5 %i_V"   --->   Operation 595 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.84>
ST_2 : Operation 596 [1/1] (0.84ns)   --->   "%store_ln870 = store i4 %add_ln870_1, i4 %j_V"   --->   Operation 596 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.84>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 597 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [arr_mult_2d.cpp:30]   --->   Operation 1364 'ret' 'ret_ln30' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 598 [1/2] (1.14ns)   --->   "%inB_8_load = load i5 %inB_8_addr"   --->   Operation 598 'load' 'inB_8_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 599 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 599 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_3 : Operation 600 [1/2] (1.14ns)   --->   "%inB_7_load = load i5 %inB_7_addr"   --->   Operation 600 'load' 'inB_7_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 601 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 601 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_3 : Operation 602 [1/2] (1.14ns)   --->   "%inB_6_load = load i5 %inB_6_addr"   --->   Operation 602 'load' 'inB_6_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 603 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 603 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_3 : Operation 604 [1/2] (1.14ns)   --->   "%inB_5_load = load i5 %inB_5_addr"   --->   Operation 604 'load' 'inB_5_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 605 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 605 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_3 : Operation 606 [1/2] (1.14ns)   --->   "%inB_4_load = load i5 %inB_4_addr"   --->   Operation 606 'load' 'inB_4_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 607 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 607 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_3 : Operation 608 [1/2] (1.14ns)   --->   "%inB_3_load = load i5 %inB_3_addr"   --->   Operation 608 'load' 'inB_3_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 609 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 609 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_3 : Operation 610 [1/2] (1.14ns)   --->   "%inB_2_load = load i5 %inB_2_addr"   --->   Operation 610 'load' 'inB_2_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 611 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 611 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_3 : Operation 612 [1/2] (1.14ns)   --->   "%inB_1_load = load i5 %inB_1_addr"   --->   Operation 612 'load' 'inB_1_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 613 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 613 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_3 : Operation 614 [1/2] (1.14ns)   --->   "%inB_0_load = load i5 %inB_0_addr"   --->   Operation 614 'load' 'inB_0_load' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 615 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 615 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_3 : Operation 616 [1/2] (1.14ns)   --->   "%inB_9_load = load i5 %inB_9_addr"   --->   Operation 616 'load' 'inB_9_load' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 617 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.0"   --->   Operation 617 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%phi_ln870 = phi i32 %inB_0_load, void %V1.i8.i782.case.0.0, i32 %inB_1_load, void %V1.i8.i782.case.1.0, i32 %inB_2_load, void %V1.i8.i782.case.2.0, i32 %inB_3_load, void %V1.i8.i782.case.3.0, i32 %inB_4_load, void %V1.i8.i782.case.4.0, i32 %inB_5_load, void %V1.i8.i782.case.5.0, i32 %inB_6_load, void %V1.i8.i782.case.6.0, i32 %inB_7_load, void %V1.i8.i782.case.7.0, i32 %inB_8_load, void %V1.i8.i782.case.8.0, i32 %inB_9_load, void %V1.i8.i782.case.9.0"   --->   Operation 618 'phi' 'phi_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %phi_ln870"   --->   Operation 619 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (2.91ns)   --->   "%mul_ln870 = mul i10 %trunc_ln225, i10 %trunc_ln870"   --->   Operation 620 'mul' 'mul_ln870' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/2] (1.14ns)   --->   "%inB_8_load_1 = load i5 %inB_8_addr_1"   --->   Operation 621 'load' 'inB_8_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 622 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 622 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_3 : Operation 623 [1/2] (1.14ns)   --->   "%inB_7_load_1 = load i5 %inB_7_addr_1"   --->   Operation 623 'load' 'inB_7_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 624 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 624 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_3 : Operation 625 [1/2] (1.14ns)   --->   "%inB_6_load_1 = load i5 %inB_6_addr_1"   --->   Operation 625 'load' 'inB_6_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 626 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 626 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_3 : Operation 627 [1/2] (1.14ns)   --->   "%inB_5_load_1 = load i5 %inB_5_addr_1"   --->   Operation 627 'load' 'inB_5_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 628 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 628 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_3 : Operation 629 [1/2] (1.14ns)   --->   "%inB_4_load_1 = load i5 %inB_4_addr_1"   --->   Operation 629 'load' 'inB_4_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 630 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 630 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_3 : Operation 631 [1/2] (1.14ns)   --->   "%inB_3_load_1 = load i5 %inB_3_addr_1"   --->   Operation 631 'load' 'inB_3_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 632 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 632 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_3 : Operation 633 [1/2] (1.14ns)   --->   "%inB_2_load_1 = load i5 %inB_2_addr_1"   --->   Operation 633 'load' 'inB_2_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 634 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 634 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_3 : Operation 635 [1/2] (1.14ns)   --->   "%inB_1_load_1 = load i5 %inB_1_addr_1"   --->   Operation 635 'load' 'inB_1_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 636 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 636 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_3 : Operation 637 [1/2] (1.14ns)   --->   "%inB_0_load_1 = load i5 %inB_0_addr_1"   --->   Operation 637 'load' 'inB_0_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 638 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.1"   --->   Operation 638 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_3 : Operation 639 [1/2] (1.14ns)   --->   "%inB_9_load_1 = load i5 %inB_9_addr_1"   --->   Operation 639 'load' 'inB_9_load_1' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 640 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.1"   --->   Operation 640 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%phi_ln870_1 = phi i32 %inB_0_load_1, void %V1.i8.i782.case.0.1, i32 %inB_1_load_1, void %V1.i8.i782.case.1.1, i32 %inB_2_load_1, void %V1.i8.i782.case.2.1, i32 %inB_3_load_1, void %V1.i8.i782.case.3.1, i32 %inB_4_load_1, void %V1.i8.i782.case.4.1, i32 %inB_5_load_1, void %V1.i8.i782.case.5.1, i32 %inB_6_load_1, void %V1.i8.i782.case.6.1, i32 %inB_7_load_1, void %V1.i8.i782.case.7.1, i32 %inB_8_load_1, void %V1.i8.i782.case.8.1, i32 %inB_9_load_1, void %V1.i8.i782.case.9.1"   --->   Operation 641 'phi' 'phi_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%empty = trunc i32 %phi_ln870_1"   --->   Operation 642 'trunc' 'empty' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (2.91ns)   --->   "%mul_ln870_1 = mul i10 %empty, i10 %trunc_ln870_1"   --->   Operation 643 'mul' 'mul_ln870_1' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [2/2] (1.14ns)   --->   "%inB_8_load_2 = load i5 %inB_8_addr_2"   --->   Operation 644 'load' 'inB_8_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 645 [2/2] (1.14ns)   --->   "%inB_7_load_2 = load i5 %inB_7_addr_2"   --->   Operation 645 'load' 'inB_7_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 646 [2/2] (1.14ns)   --->   "%inB_6_load_2 = load i5 %inB_6_addr_2"   --->   Operation 646 'load' 'inB_6_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 647 [2/2] (1.14ns)   --->   "%inB_5_load_2 = load i5 %inB_5_addr_2"   --->   Operation 647 'load' 'inB_5_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 648 [2/2] (1.14ns)   --->   "%inB_4_load_2 = load i5 %inB_4_addr_2"   --->   Operation 648 'load' 'inB_4_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 649 [2/2] (1.14ns)   --->   "%inB_3_load_2 = load i5 %inB_3_addr_2"   --->   Operation 649 'load' 'inB_3_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 650 [2/2] (1.14ns)   --->   "%inB_2_load_2 = load i5 %inB_2_addr_2"   --->   Operation 650 'load' 'inB_2_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 651 [2/2] (1.14ns)   --->   "%inB_1_load_2 = load i5 %inB_1_addr_2"   --->   Operation 651 'load' 'inB_1_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 652 [2/2] (1.14ns)   --->   "%inB_0_load_2 = load i5 %inB_0_addr_2"   --->   Operation 652 'load' 'inB_0_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 653 [2/2] (1.14ns)   --->   "%inB_9_load_2 = load i5 %inB_9_addr_2"   --->   Operation 653 'load' 'inB_9_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 654 [2/2] (1.14ns)   --->   "%inB_8_load_3 = load i5 %inB_8_addr_3"   --->   Operation 654 'load' 'inB_8_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 655 [2/2] (1.14ns)   --->   "%inB_7_load_3 = load i5 %inB_7_addr_3"   --->   Operation 655 'load' 'inB_7_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 656 [2/2] (1.14ns)   --->   "%inB_6_load_3 = load i5 %inB_6_addr_3"   --->   Operation 656 'load' 'inB_6_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 657 [2/2] (1.14ns)   --->   "%inB_5_load_3 = load i5 %inB_5_addr_3"   --->   Operation 657 'load' 'inB_5_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 658 [2/2] (1.14ns)   --->   "%inB_4_load_3 = load i5 %inB_4_addr_3"   --->   Operation 658 'load' 'inB_4_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 659 [2/2] (1.14ns)   --->   "%inB_3_load_3 = load i5 %inB_3_addr_3"   --->   Operation 659 'load' 'inB_3_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 660 [2/2] (1.14ns)   --->   "%inB_2_load_3 = load i5 %inB_2_addr_3"   --->   Operation 660 'load' 'inB_2_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 661 [2/2] (1.14ns)   --->   "%inB_1_load_3 = load i5 %inB_1_addr_3"   --->   Operation 661 'load' 'inB_1_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 662 [2/2] (1.14ns)   --->   "%inB_0_load_3 = load i5 %inB_0_addr_3"   --->   Operation 662 'load' 'inB_0_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 663 [2/2] (1.14ns)   --->   "%inB_9_load_3 = load i5 %inB_9_addr_3"   --->   Operation 663 'load' 'inB_9_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%phi_ln870_23 = phi i32 %inB_0_load_23, void %V1.i8.i782.case.0.23, i32 %inB_1_load_23, void %V1.i8.i782.case.1.23, i32 %inB_2_load_23, void %V1.i8.i782.case.2.23, i32 %inB_3_load_23, void %V1.i8.i782.case.3.23, i32 %inB_4_load_23, void %V1.i8.i782.case.4.23, i32 %inB_5_load_23, void %V1.i8.i782.case.5.23, i32 %inB_6_load_23, void %V1.i8.i782.case.6.23, i32 %inB_7_load_23, void %V1.i8.i782.case.7.23, i32 %inB_8_load_23, void %V1.i8.i782.case.8.23, i32 %inB_9_load_23, void %V1.i8.i782.case.9.23"   --->   Operation 664 'phi' 'phi_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %phi_ln870_23"   --->   Operation 665 'trunc' 'empty_34' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 666 [3/3] (0.92ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23"   --->   Operation 666 'mul' 'mul_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [1/1] (0.87ns)   --->   "%switch_ln26 = switch i4 %select_ln1057, void %arrayidx1513.case.9, i4 0, void %arrayidx1513.case.0, i4 1, void %arrayidx1513.case.1, i4 2, void %arrayidx1513.case.2, i4 3, void %arrayidx1513.case.3, i4 4, void %arrayidx1513.case.4, i4 5, void %arrayidx1513.case.5, i4 6, void %arrayidx1513.case.6, i4 7, void %arrayidx1513.case.7, i4 8, void %arrayidx1513.case.8" [arr_mult_2d.cpp:26]   --->   Operation 667 'switch' 'switch_ln26' <Predicate = (!icmp_ln1057)> <Delay = 0.87>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 668 [1/2] (1.14ns)   --->   "%inB_8_load_2 = load i5 %inB_8_addr_2"   --->   Operation 668 'load' 'inB_8_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 669 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 669 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_4 : Operation 670 [1/2] (1.14ns)   --->   "%inB_7_load_2 = load i5 %inB_7_addr_2"   --->   Operation 670 'load' 'inB_7_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 671 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 671 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_4 : Operation 672 [1/2] (1.14ns)   --->   "%inB_6_load_2 = load i5 %inB_6_addr_2"   --->   Operation 672 'load' 'inB_6_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 673 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 673 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_4 : Operation 674 [1/2] (1.14ns)   --->   "%inB_5_load_2 = load i5 %inB_5_addr_2"   --->   Operation 674 'load' 'inB_5_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 675 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 675 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_4 : Operation 676 [1/2] (1.14ns)   --->   "%inB_4_load_2 = load i5 %inB_4_addr_2"   --->   Operation 676 'load' 'inB_4_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 677 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 677 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_4 : Operation 678 [1/2] (1.14ns)   --->   "%inB_3_load_2 = load i5 %inB_3_addr_2"   --->   Operation 678 'load' 'inB_3_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 679 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 679 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_4 : Operation 680 [1/2] (1.14ns)   --->   "%inB_2_load_2 = load i5 %inB_2_addr_2"   --->   Operation 680 'load' 'inB_2_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 681 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 681 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_4 : Operation 682 [1/2] (1.14ns)   --->   "%inB_1_load_2 = load i5 %inB_1_addr_2"   --->   Operation 682 'load' 'inB_1_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 683 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 683 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_4 : Operation 684 [1/2] (1.14ns)   --->   "%inB_0_load_2 = load i5 %inB_0_addr_2"   --->   Operation 684 'load' 'inB_0_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 685 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.2"   --->   Operation 685 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_4 : Operation 686 [1/2] (1.14ns)   --->   "%inB_9_load_2 = load i5 %inB_9_addr_2"   --->   Operation 686 'load' 'inB_9_load_2' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 687 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.2"   --->   Operation 687 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%phi_ln870_2 = phi i32 %inB_0_load_2, void %V1.i8.i782.case.0.2, i32 %inB_1_load_2, void %V1.i8.i782.case.1.2, i32 %inB_2_load_2, void %V1.i8.i782.case.2.2, i32 %inB_3_load_2, void %V1.i8.i782.case.3.2, i32 %inB_4_load_2, void %V1.i8.i782.case.4.2, i32 %inB_5_load_2, void %V1.i8.i782.case.5.2, i32 %inB_6_load_2, void %V1.i8.i782.case.6.2, i32 %inB_7_load_2, void %V1.i8.i782.case.7.2, i32 %inB_8_load_2, void %V1.i8.i782.case.8.2, i32 %inB_9_load_2, void %V1.i8.i782.case.9.2"   --->   Operation 688 'phi' 'phi_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%empty_13 = trunc i32 %phi_ln870_2"   --->   Operation 689 'trunc' 'empty_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (2.91ns)   --->   "%mul_ln870_2 = mul i10 %empty_13, i10 %trunc_ln870_2"   --->   Operation 690 'mul' 'mul_ln870_2' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 691 [1/2] (1.14ns)   --->   "%inB_8_load_3 = load i5 %inB_8_addr_3"   --->   Operation 691 'load' 'inB_8_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 692 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 692 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_4 : Operation 693 [1/2] (1.14ns)   --->   "%inB_7_load_3 = load i5 %inB_7_addr_3"   --->   Operation 693 'load' 'inB_7_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 694 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 694 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_4 : Operation 695 [1/2] (1.14ns)   --->   "%inB_6_load_3 = load i5 %inB_6_addr_3"   --->   Operation 695 'load' 'inB_6_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 696 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 696 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_4 : Operation 697 [1/2] (1.14ns)   --->   "%inB_5_load_3 = load i5 %inB_5_addr_3"   --->   Operation 697 'load' 'inB_5_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 698 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 698 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_4 : Operation 699 [1/2] (1.14ns)   --->   "%inB_4_load_3 = load i5 %inB_4_addr_3"   --->   Operation 699 'load' 'inB_4_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 700 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 700 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_4 : Operation 701 [1/2] (1.14ns)   --->   "%inB_3_load_3 = load i5 %inB_3_addr_3"   --->   Operation 701 'load' 'inB_3_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 702 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 702 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_4 : Operation 703 [1/2] (1.14ns)   --->   "%inB_2_load_3 = load i5 %inB_2_addr_3"   --->   Operation 703 'load' 'inB_2_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 704 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 704 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_4 : Operation 705 [1/2] (1.14ns)   --->   "%inB_1_load_3 = load i5 %inB_1_addr_3"   --->   Operation 705 'load' 'inB_1_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 706 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 706 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_4 : Operation 707 [1/2] (1.14ns)   --->   "%inB_0_load_3 = load i5 %inB_0_addr_3"   --->   Operation 707 'load' 'inB_0_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 708 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.3"   --->   Operation 708 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_4 : Operation 709 [1/2] (1.14ns)   --->   "%inB_9_load_3 = load i5 %inB_9_addr_3"   --->   Operation 709 'load' 'inB_9_load_3' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 710 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.3"   --->   Operation 710 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%phi_ln870_3 = phi i32 %inB_0_load_3, void %V1.i8.i782.case.0.3, i32 %inB_1_load_3, void %V1.i8.i782.case.1.3, i32 %inB_2_load_3, void %V1.i8.i782.case.2.3, i32 %inB_3_load_3, void %V1.i8.i782.case.3.3, i32 %inB_4_load_3, void %V1.i8.i782.case.4.3, i32 %inB_5_load_3, void %V1.i8.i782.case.5.3, i32 %inB_6_load_3, void %V1.i8.i782.case.6.3, i32 %inB_7_load_3, void %V1.i8.i782.case.7.3, i32 %inB_8_load_3, void %V1.i8.i782.case.8.3, i32 %inB_9_load_3, void %V1.i8.i782.case.9.3"   --->   Operation 711 'phi' 'phi_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %phi_ln870_3"   --->   Operation 712 'trunc' 'empty_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (2.91ns)   --->   "%mul_ln870_3 = mul i10 %empty_14, i10 %trunc_ln870_3"   --->   Operation 713 'mul' 'mul_ln870_3' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [2/2] (1.14ns)   --->   "%inB_8_load_4 = load i5 %inB_8_addr_4"   --->   Operation 714 'load' 'inB_8_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 715 [2/2] (1.14ns)   --->   "%inB_7_load_4 = load i5 %inB_7_addr_4"   --->   Operation 715 'load' 'inB_7_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 716 [2/2] (1.14ns)   --->   "%inB_6_load_4 = load i5 %inB_6_addr_4"   --->   Operation 716 'load' 'inB_6_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 717 [2/2] (1.14ns)   --->   "%inB_5_load_4 = load i5 %inB_5_addr_4"   --->   Operation 717 'load' 'inB_5_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 718 [2/2] (1.14ns)   --->   "%inB_4_load_4 = load i5 %inB_4_addr_4"   --->   Operation 718 'load' 'inB_4_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 719 [2/2] (1.14ns)   --->   "%inB_3_load_4 = load i5 %inB_3_addr_4"   --->   Operation 719 'load' 'inB_3_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 720 [2/2] (1.14ns)   --->   "%inB_2_load_4 = load i5 %inB_2_addr_4"   --->   Operation 720 'load' 'inB_2_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 721 [2/2] (1.14ns)   --->   "%inB_1_load_4 = load i5 %inB_1_addr_4"   --->   Operation 721 'load' 'inB_1_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 722 [2/2] (1.14ns)   --->   "%inB_0_load_4 = load i5 %inB_0_addr_4"   --->   Operation 722 'load' 'inB_0_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 723 [2/2] (1.14ns)   --->   "%inB_9_load_4 = load i5 %inB_9_addr_4"   --->   Operation 723 'load' 'inB_9_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 724 [2/2] (1.14ns)   --->   "%inB_8_load_5 = load i5 %inB_8_addr_5"   --->   Operation 724 'load' 'inB_8_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 725 [2/2] (1.14ns)   --->   "%inB_7_load_5 = load i5 %inB_7_addr_5"   --->   Operation 725 'load' 'inB_7_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 726 [2/2] (1.14ns)   --->   "%inB_6_load_5 = load i5 %inB_6_addr_5"   --->   Operation 726 'load' 'inB_6_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 727 [2/2] (1.14ns)   --->   "%inB_5_load_5 = load i5 %inB_5_addr_5"   --->   Operation 727 'load' 'inB_5_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 728 [2/2] (1.14ns)   --->   "%inB_4_load_5 = load i5 %inB_4_addr_5"   --->   Operation 728 'load' 'inB_4_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 729 [2/2] (1.14ns)   --->   "%inB_3_load_5 = load i5 %inB_3_addr_5"   --->   Operation 729 'load' 'inB_3_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 730 [2/2] (1.14ns)   --->   "%inB_2_load_5 = load i5 %inB_2_addr_5"   --->   Operation 730 'load' 'inB_2_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 731 [2/2] (1.14ns)   --->   "%inB_1_load_5 = load i5 %inB_1_addr_5"   --->   Operation 731 'load' 'inB_1_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 732 [2/2] (1.14ns)   --->   "%inB_0_load_5 = load i5 %inB_0_addr_5"   --->   Operation 732 'load' 'inB_0_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 733 [2/2] (1.14ns)   --->   "%inB_9_load_5 = load i5 %inB_9_addr_5"   --->   Operation 733 'load' 'inB_9_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 734 [2/3] (0.92ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23"   --->   Operation 734 'mul' 'mul_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.92> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_13 = add i10 %mul_ln870_1, i10 %mul_ln870_2"   --->   Operation 735 'add' 'add_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 736 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_14 = add i10 %add_ln870_13, i10 %mul_ln870"   --->   Operation 736 'add' 'add_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 737 [1/2] (1.14ns)   --->   "%inB_8_load_4 = load i5 %inB_8_addr_4"   --->   Operation 737 'load' 'inB_8_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 738 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 738 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_5 : Operation 739 [1/2] (1.14ns)   --->   "%inB_7_load_4 = load i5 %inB_7_addr_4"   --->   Operation 739 'load' 'inB_7_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 740 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 740 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_5 : Operation 741 [1/2] (1.14ns)   --->   "%inB_6_load_4 = load i5 %inB_6_addr_4"   --->   Operation 741 'load' 'inB_6_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 742 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 742 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_5 : Operation 743 [1/2] (1.14ns)   --->   "%inB_5_load_4 = load i5 %inB_5_addr_4"   --->   Operation 743 'load' 'inB_5_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 744 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 744 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_5 : Operation 745 [1/2] (1.14ns)   --->   "%inB_4_load_4 = load i5 %inB_4_addr_4"   --->   Operation 745 'load' 'inB_4_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 746 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 746 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_5 : Operation 747 [1/2] (1.14ns)   --->   "%inB_3_load_4 = load i5 %inB_3_addr_4"   --->   Operation 747 'load' 'inB_3_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 748 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 748 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_5 : Operation 749 [1/2] (1.14ns)   --->   "%inB_2_load_4 = load i5 %inB_2_addr_4"   --->   Operation 749 'load' 'inB_2_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 750 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 750 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_5 : Operation 751 [1/2] (1.14ns)   --->   "%inB_1_load_4 = load i5 %inB_1_addr_4"   --->   Operation 751 'load' 'inB_1_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 752 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 752 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_5 : Operation 753 [1/2] (1.14ns)   --->   "%inB_0_load_4 = load i5 %inB_0_addr_4"   --->   Operation 753 'load' 'inB_0_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 754 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.4"   --->   Operation 754 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_5 : Operation 755 [1/2] (1.14ns)   --->   "%inB_9_load_4 = load i5 %inB_9_addr_4"   --->   Operation 755 'load' 'inB_9_load_4' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 756 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.4"   --->   Operation 756 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%phi_ln870_4 = phi i32 %inB_0_load_4, void %V1.i8.i782.case.0.4, i32 %inB_1_load_4, void %V1.i8.i782.case.1.4, i32 %inB_2_load_4, void %V1.i8.i782.case.2.4, i32 %inB_3_load_4, void %V1.i8.i782.case.3.4, i32 %inB_4_load_4, void %V1.i8.i782.case.4.4, i32 %inB_5_load_4, void %V1.i8.i782.case.5.4, i32 %inB_6_load_4, void %V1.i8.i782.case.6.4, i32 %inB_7_load_4, void %V1.i8.i782.case.7.4, i32 %inB_8_load_4, void %V1.i8.i782.case.8.4, i32 %inB_9_load_4, void %V1.i8.i782.case.9.4"   --->   Operation 757 'phi' 'phi_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %phi_ln870_4"   --->   Operation 758 'trunc' 'empty_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_5 : Operation 759 [1/1] (2.91ns)   --->   "%mul_ln870_4 = mul i10 %empty_15, i10 %trunc_ln870_4"   --->   Operation 759 'mul' 'mul_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/2] (1.14ns)   --->   "%inB_8_load_5 = load i5 %inB_8_addr_5"   --->   Operation 760 'load' 'inB_8_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 761 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 761 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_5 : Operation 762 [1/2] (1.14ns)   --->   "%inB_7_load_5 = load i5 %inB_7_addr_5"   --->   Operation 762 'load' 'inB_7_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 763 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 763 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_5 : Operation 764 [1/2] (1.14ns)   --->   "%inB_6_load_5 = load i5 %inB_6_addr_5"   --->   Operation 764 'load' 'inB_6_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 765 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 765 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_5 : Operation 766 [1/2] (1.14ns)   --->   "%inB_5_load_5 = load i5 %inB_5_addr_5"   --->   Operation 766 'load' 'inB_5_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 767 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 767 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_5 : Operation 768 [1/2] (1.14ns)   --->   "%inB_4_load_5 = load i5 %inB_4_addr_5"   --->   Operation 768 'load' 'inB_4_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 769 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 769 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_5 : Operation 770 [1/2] (1.14ns)   --->   "%inB_3_load_5 = load i5 %inB_3_addr_5"   --->   Operation 770 'load' 'inB_3_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 771 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 771 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_5 : Operation 772 [1/2] (1.14ns)   --->   "%inB_2_load_5 = load i5 %inB_2_addr_5"   --->   Operation 772 'load' 'inB_2_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 773 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 773 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_5 : Operation 774 [1/2] (1.14ns)   --->   "%inB_1_load_5 = load i5 %inB_1_addr_5"   --->   Operation 774 'load' 'inB_1_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 775 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 775 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_5 : Operation 776 [1/2] (1.14ns)   --->   "%inB_0_load_5 = load i5 %inB_0_addr_5"   --->   Operation 776 'load' 'inB_0_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 777 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.5"   --->   Operation 777 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_5 : Operation 778 [1/2] (1.14ns)   --->   "%inB_9_load_5 = load i5 %inB_9_addr_5"   --->   Operation 778 'load' 'inB_9_load_5' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 779 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.5"   --->   Operation 779 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%phi_ln870_5 = phi i32 %inB_0_load_5, void %V1.i8.i782.case.0.5, i32 %inB_1_load_5, void %V1.i8.i782.case.1.5, i32 %inB_2_load_5, void %V1.i8.i782.case.2.5, i32 %inB_3_load_5, void %V1.i8.i782.case.3.5, i32 %inB_4_load_5, void %V1.i8.i782.case.4.5, i32 %inB_5_load_5, void %V1.i8.i782.case.5.5, i32 %inB_6_load_5, void %V1.i8.i782.case.6.5, i32 %inB_7_load_5, void %V1.i8.i782.case.7.5, i32 %inB_8_load_5, void %V1.i8.i782.case.8.5, i32 %inB_9_load_5, void %V1.i8.i782.case.9.5"   --->   Operation 780 'phi' 'phi_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %phi_ln870_5"   --->   Operation 781 'trunc' 'empty_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (2.91ns)   --->   "%mul_ln870_5 = mul i10 %empty_16, i10 %trunc_ln870_5"   --->   Operation 782 'mul' 'mul_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [2/2] (1.14ns)   --->   "%inB_8_load_6 = load i5 %inB_8_addr_6"   --->   Operation 783 'load' 'inB_8_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 784 [2/2] (1.14ns)   --->   "%inB_7_load_6 = load i5 %inB_7_addr_6"   --->   Operation 784 'load' 'inB_7_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 785 [2/2] (1.14ns)   --->   "%inB_6_load_6 = load i5 %inB_6_addr_6"   --->   Operation 785 'load' 'inB_6_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 786 [2/2] (1.14ns)   --->   "%inB_5_load_6 = load i5 %inB_5_addr_6"   --->   Operation 786 'load' 'inB_5_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 787 [2/2] (1.14ns)   --->   "%inB_4_load_6 = load i5 %inB_4_addr_6"   --->   Operation 787 'load' 'inB_4_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 788 [2/2] (1.14ns)   --->   "%inB_3_load_6 = load i5 %inB_3_addr_6"   --->   Operation 788 'load' 'inB_3_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 789 [2/2] (1.14ns)   --->   "%inB_2_load_6 = load i5 %inB_2_addr_6"   --->   Operation 789 'load' 'inB_2_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 790 [2/2] (1.14ns)   --->   "%inB_1_load_6 = load i5 %inB_1_addr_6"   --->   Operation 790 'load' 'inB_1_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 791 [2/2] (1.14ns)   --->   "%inB_0_load_6 = load i5 %inB_0_addr_6"   --->   Operation 791 'load' 'inB_0_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 792 [2/2] (1.14ns)   --->   "%inB_9_load_6 = load i5 %inB_9_addr_6"   --->   Operation 792 'load' 'inB_9_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 793 [2/2] (1.14ns)   --->   "%inB_8_load_7 = load i5 %inB_8_addr_7"   --->   Operation 793 'load' 'inB_8_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 794 [2/2] (1.14ns)   --->   "%inB_7_load_7 = load i5 %inB_7_addr_7"   --->   Operation 794 'load' 'inB_7_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 795 [2/2] (1.14ns)   --->   "%inB_6_load_7 = load i5 %inB_6_addr_7"   --->   Operation 795 'load' 'inB_6_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 796 [2/2] (1.14ns)   --->   "%inB_5_load_7 = load i5 %inB_5_addr_7"   --->   Operation 796 'load' 'inB_5_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 797 [2/2] (1.14ns)   --->   "%inB_4_load_7 = load i5 %inB_4_addr_7"   --->   Operation 797 'load' 'inB_4_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 798 [2/2] (1.14ns)   --->   "%inB_3_load_7 = load i5 %inB_3_addr_7"   --->   Operation 798 'load' 'inB_3_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 799 [2/2] (1.14ns)   --->   "%inB_2_load_7 = load i5 %inB_2_addr_7"   --->   Operation 799 'load' 'inB_2_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 800 [2/2] (1.14ns)   --->   "%inB_1_load_7 = load i5 %inB_1_addr_7"   --->   Operation 800 'load' 'inB_1_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 801 [2/2] (1.14ns)   --->   "%inB_0_load_7 = load i5 %inB_0_addr_7"   --->   Operation 801 'load' 'inB_0_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 802 [2/2] (1.14ns)   --->   "%inB_9_load_7 = load i5 %inB_9_addr_7"   --->   Operation 802 'load' 'inB_9_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 803 [1/3] (0.00ns) (grouped into DSP with root node add_ln870_20)   --->   "%mul_ln870_23 = mul i10 %empty_34, i10 %trunc_ln870_23"   --->   Operation 803 'mul' 'mul_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_15 = add i10 %mul_ln870_3, i10 %mul_ln870_5"   --->   Operation 804 'add' 'add_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 805 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_16 = add i10 %add_ln870_15, i10 %mul_ln870_4"   --->   Operation 805 'add' 'add_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 806 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_20 = add i10 %mul_ln870_9, i10 %mul_ln870_23"   --->   Operation 806 'add' 'add_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.01>
ST_6 : Operation 807 [1/2] (1.14ns)   --->   "%inB_8_load_6 = load i5 %inB_8_addr_6"   --->   Operation 807 'load' 'inB_8_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 808 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 808 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_6 : Operation 809 [1/2] (1.14ns)   --->   "%inB_7_load_6 = load i5 %inB_7_addr_6"   --->   Operation 809 'load' 'inB_7_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 810 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 810 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_6 : Operation 811 [1/2] (1.14ns)   --->   "%inB_6_load_6 = load i5 %inB_6_addr_6"   --->   Operation 811 'load' 'inB_6_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 812 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 812 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_6 : Operation 813 [1/2] (1.14ns)   --->   "%inB_5_load_6 = load i5 %inB_5_addr_6"   --->   Operation 813 'load' 'inB_5_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 814 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 814 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_6 : Operation 815 [1/2] (1.14ns)   --->   "%inB_4_load_6 = load i5 %inB_4_addr_6"   --->   Operation 815 'load' 'inB_4_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 816 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 816 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_6 : Operation 817 [1/2] (1.14ns)   --->   "%inB_3_load_6 = load i5 %inB_3_addr_6"   --->   Operation 817 'load' 'inB_3_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 818 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 818 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_6 : Operation 819 [1/2] (1.14ns)   --->   "%inB_2_load_6 = load i5 %inB_2_addr_6"   --->   Operation 819 'load' 'inB_2_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 820 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 820 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_6 : Operation 821 [1/2] (1.14ns)   --->   "%inB_1_load_6 = load i5 %inB_1_addr_6"   --->   Operation 821 'load' 'inB_1_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 822 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 822 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_6 : Operation 823 [1/2] (1.14ns)   --->   "%inB_0_load_6 = load i5 %inB_0_addr_6"   --->   Operation 823 'load' 'inB_0_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 824 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.6"   --->   Operation 824 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_6 : Operation 825 [1/2] (1.14ns)   --->   "%inB_9_load_6 = load i5 %inB_9_addr_6"   --->   Operation 825 'load' 'inB_9_load_6' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 826 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.6"   --->   Operation 826 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%phi_ln870_6 = phi i32 %inB_0_load_6, void %V1.i8.i782.case.0.6, i32 %inB_1_load_6, void %V1.i8.i782.case.1.6, i32 %inB_2_load_6, void %V1.i8.i782.case.2.6, i32 %inB_3_load_6, void %V1.i8.i782.case.3.6, i32 %inB_4_load_6, void %V1.i8.i782.case.4.6, i32 %inB_5_load_6, void %V1.i8.i782.case.5.6, i32 %inB_6_load_6, void %V1.i8.i782.case.6.6, i32 %inB_7_load_6, void %V1.i8.i782.case.7.6, i32 %inB_8_load_6, void %V1.i8.i782.case.8.6, i32 %inB_9_load_6, void %V1.i8.i782.case.9.6"   --->   Operation 827 'phi' 'phi_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %phi_ln870_6"   --->   Operation 828 'trunc' 'empty_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 829 [1/1] (2.91ns)   --->   "%mul_ln870_6 = mul i10 %empty_17, i10 %trunc_ln870_6"   --->   Operation 829 'mul' 'mul_ln870_6' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [1/2] (1.14ns)   --->   "%inB_8_load_7 = load i5 %inB_8_addr_7"   --->   Operation 830 'load' 'inB_8_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 831 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 831 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_6 : Operation 832 [1/2] (1.14ns)   --->   "%inB_7_load_7 = load i5 %inB_7_addr_7"   --->   Operation 832 'load' 'inB_7_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 833 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 833 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_6 : Operation 834 [1/2] (1.14ns)   --->   "%inB_6_load_7 = load i5 %inB_6_addr_7"   --->   Operation 834 'load' 'inB_6_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 835 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 835 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_6 : Operation 836 [1/2] (1.14ns)   --->   "%inB_5_load_7 = load i5 %inB_5_addr_7"   --->   Operation 836 'load' 'inB_5_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 837 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 837 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_6 : Operation 838 [1/2] (1.14ns)   --->   "%inB_4_load_7 = load i5 %inB_4_addr_7"   --->   Operation 838 'load' 'inB_4_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 839 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 839 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_6 : Operation 840 [1/2] (1.14ns)   --->   "%inB_3_load_7 = load i5 %inB_3_addr_7"   --->   Operation 840 'load' 'inB_3_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 841 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 841 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_6 : Operation 842 [1/2] (1.14ns)   --->   "%inB_2_load_7 = load i5 %inB_2_addr_7"   --->   Operation 842 'load' 'inB_2_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 843 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 843 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_6 : Operation 844 [1/2] (1.14ns)   --->   "%inB_1_load_7 = load i5 %inB_1_addr_7"   --->   Operation 844 'load' 'inB_1_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 845 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 845 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_6 : Operation 846 [1/2] (1.14ns)   --->   "%inB_0_load_7 = load i5 %inB_0_addr_7"   --->   Operation 846 'load' 'inB_0_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 847 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.7"   --->   Operation 847 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_6 : Operation 848 [1/2] (1.14ns)   --->   "%inB_9_load_7 = load i5 %inB_9_addr_7"   --->   Operation 848 'load' 'inB_9_load_7' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 849 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.7"   --->   Operation 849 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_6 : Operation 850 [1/1] (0.00ns)   --->   "%phi_ln870_7 = phi i32 %inB_0_load_7, void %V1.i8.i782.case.0.7, i32 %inB_1_load_7, void %V1.i8.i782.case.1.7, i32 %inB_2_load_7, void %V1.i8.i782.case.2.7, i32 %inB_3_load_7, void %V1.i8.i782.case.3.7, i32 %inB_4_load_7, void %V1.i8.i782.case.4.7, i32 %inB_5_load_7, void %V1.i8.i782.case.5.7, i32 %inB_6_load_7, void %V1.i8.i782.case.6.7, i32 %inB_7_load_7, void %V1.i8.i782.case.7.7, i32 %inB_8_load_7, void %V1.i8.i782.case.8.7, i32 %inB_9_load_7, void %V1.i8.i782.case.9.7"   --->   Operation 850 'phi' 'phi_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %phi_ln870_7"   --->   Operation 851 'trunc' 'empty_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (2.91ns)   --->   "%mul_ln870_7 = mul i10 %empty_18, i10 %trunc_ln870_7"   --->   Operation 852 'mul' 'mul_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 853 [2/2] (1.14ns)   --->   "%inB_8_load_8 = load i5 %inB_8_addr_8"   --->   Operation 853 'load' 'inB_8_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 854 [2/2] (1.14ns)   --->   "%inB_7_load_8 = load i5 %inB_7_addr_8"   --->   Operation 854 'load' 'inB_7_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 855 [2/2] (1.14ns)   --->   "%inB_6_load_8 = load i5 %inB_6_addr_8"   --->   Operation 855 'load' 'inB_6_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 856 [2/2] (1.14ns)   --->   "%inB_5_load_8 = load i5 %inB_5_addr_8"   --->   Operation 856 'load' 'inB_5_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 857 [2/2] (1.14ns)   --->   "%inB_4_load_8 = load i5 %inB_4_addr_8"   --->   Operation 857 'load' 'inB_4_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 858 [2/2] (1.14ns)   --->   "%inB_3_load_8 = load i5 %inB_3_addr_8"   --->   Operation 858 'load' 'inB_3_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 859 [2/2] (1.14ns)   --->   "%inB_2_load_8 = load i5 %inB_2_addr_8"   --->   Operation 859 'load' 'inB_2_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 860 [2/2] (1.14ns)   --->   "%inB_1_load_8 = load i5 %inB_1_addr_8"   --->   Operation 860 'load' 'inB_1_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 861 [2/2] (1.14ns)   --->   "%inB_0_load_8 = load i5 %inB_0_addr_8"   --->   Operation 861 'load' 'inB_0_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 862 [2/2] (1.14ns)   --->   "%inB_9_load_8 = load i5 %inB_9_addr_8"   --->   Operation 862 'load' 'inB_9_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 863 [2/2] (1.14ns)   --->   "%inB_8_load_10 = load i5 %inB_8_addr_10"   --->   Operation 863 'load' 'inB_8_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 864 [2/2] (1.14ns)   --->   "%inB_7_load_10 = load i5 %inB_7_addr_10"   --->   Operation 864 'load' 'inB_7_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 865 [2/2] (1.14ns)   --->   "%inB_6_load_10 = load i5 %inB_6_addr_10"   --->   Operation 865 'load' 'inB_6_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 866 [2/2] (1.14ns)   --->   "%inB_5_load_10 = load i5 %inB_5_addr_10"   --->   Operation 866 'load' 'inB_5_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 867 [2/2] (1.14ns)   --->   "%inB_4_load_10 = load i5 %inB_4_addr_10"   --->   Operation 867 'load' 'inB_4_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 868 [2/2] (1.14ns)   --->   "%inB_3_load_10 = load i5 %inB_3_addr_10"   --->   Operation 868 'load' 'inB_3_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 869 [2/2] (1.14ns)   --->   "%inB_2_load_10 = load i5 %inB_2_addr_10"   --->   Operation 869 'load' 'inB_2_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 870 [2/2] (1.14ns)   --->   "%inB_1_load_10 = load i5 %inB_1_addr_10"   --->   Operation 870 'load' 'inB_1_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 871 [2/2] (1.14ns)   --->   "%inB_0_load_10 = load i5 %inB_0_addr_10"   --->   Operation 871 'load' 'inB_0_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 872 [2/2] (1.14ns)   --->   "%inB_9_load_10 = load i5 %inB_9_addr_10"   --->   Operation 872 'load' 'inB_9_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 873 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln870_20 = add i10 %mul_ln870_9, i10 %mul_ln870_23"   --->   Operation 873 'add' 'add_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.36>
ST_7 : Operation 874 [1/2] (1.14ns)   --->   "%inB_8_load_8 = load i5 %inB_8_addr_8"   --->   Operation 874 'load' 'inB_8_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 875 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 875 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_7 : Operation 876 [1/2] (1.14ns)   --->   "%inB_7_load_8 = load i5 %inB_7_addr_8"   --->   Operation 876 'load' 'inB_7_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 877 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 877 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_7 : Operation 878 [1/2] (1.14ns)   --->   "%inB_6_load_8 = load i5 %inB_6_addr_8"   --->   Operation 878 'load' 'inB_6_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 879 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 879 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_7 : Operation 880 [1/2] (1.14ns)   --->   "%inB_5_load_8 = load i5 %inB_5_addr_8"   --->   Operation 880 'load' 'inB_5_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 881 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 881 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_7 : Operation 882 [1/2] (1.14ns)   --->   "%inB_4_load_8 = load i5 %inB_4_addr_8"   --->   Operation 882 'load' 'inB_4_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 883 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 883 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_7 : Operation 884 [1/2] (1.14ns)   --->   "%inB_3_load_8 = load i5 %inB_3_addr_8"   --->   Operation 884 'load' 'inB_3_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 885 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 885 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_7 : Operation 886 [1/2] (1.14ns)   --->   "%inB_2_load_8 = load i5 %inB_2_addr_8"   --->   Operation 886 'load' 'inB_2_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 887 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 887 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_7 : Operation 888 [1/2] (1.14ns)   --->   "%inB_1_load_8 = load i5 %inB_1_addr_8"   --->   Operation 888 'load' 'inB_1_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 889 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 889 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_7 : Operation 890 [1/2] (1.14ns)   --->   "%inB_0_load_8 = load i5 %inB_0_addr_8"   --->   Operation 890 'load' 'inB_0_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 891 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.8"   --->   Operation 891 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_7 : Operation 892 [1/2] (1.14ns)   --->   "%inB_9_load_8 = load i5 %inB_9_addr_8"   --->   Operation 892 'load' 'inB_9_load_8' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 893 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.8"   --->   Operation 893 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_7 : Operation 894 [1/1] (0.00ns)   --->   "%phi_ln870_8 = phi i32 %inB_0_load_8, void %V1.i8.i782.case.0.8, i32 %inB_1_load_8, void %V1.i8.i782.case.1.8, i32 %inB_2_load_8, void %V1.i8.i782.case.2.8, i32 %inB_3_load_8, void %V1.i8.i782.case.3.8, i32 %inB_4_load_8, void %V1.i8.i782.case.4.8, i32 %inB_5_load_8, void %V1.i8.i782.case.5.8, i32 %inB_6_load_8, void %V1.i8.i782.case.6.8, i32 %inB_7_load_8, void %V1.i8.i782.case.7.8, i32 %inB_8_load_8, void %V1.i8.i782.case.8.8, i32 %inB_9_load_8, void %V1.i8.i782.case.9.8"   --->   Operation 894 'phi' 'phi_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 895 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %phi_ln870_8"   --->   Operation 895 'trunc' 'empty_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 896 [1/1] (2.91ns)   --->   "%mul_ln870_8 = mul i10 %empty_19, i10 %trunc_ln870_8"   --->   Operation 896 'mul' 'mul_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 897 [1/2] (1.14ns)   --->   "%inB_8_load_10 = load i5 %inB_8_addr_10"   --->   Operation 897 'load' 'inB_8_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 898 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 898 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_7 : Operation 899 [1/2] (1.14ns)   --->   "%inB_7_load_10 = load i5 %inB_7_addr_10"   --->   Operation 899 'load' 'inB_7_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 900 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 900 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_7 : Operation 901 [1/2] (1.14ns)   --->   "%inB_6_load_10 = load i5 %inB_6_addr_10"   --->   Operation 901 'load' 'inB_6_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 902 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 902 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_7 : Operation 903 [1/2] (1.14ns)   --->   "%inB_5_load_10 = load i5 %inB_5_addr_10"   --->   Operation 903 'load' 'inB_5_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 904 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 904 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_7 : Operation 905 [1/2] (1.14ns)   --->   "%inB_4_load_10 = load i5 %inB_4_addr_10"   --->   Operation 905 'load' 'inB_4_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 906 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 906 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_7 : Operation 907 [1/2] (1.14ns)   --->   "%inB_3_load_10 = load i5 %inB_3_addr_10"   --->   Operation 907 'load' 'inB_3_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 908 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 908 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_7 : Operation 909 [1/2] (1.14ns)   --->   "%inB_2_load_10 = load i5 %inB_2_addr_10"   --->   Operation 909 'load' 'inB_2_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 910 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 910 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_7 : Operation 911 [1/2] (1.14ns)   --->   "%inB_1_load_10 = load i5 %inB_1_addr_10"   --->   Operation 911 'load' 'inB_1_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 912 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 912 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_7 : Operation 913 [1/2] (1.14ns)   --->   "%inB_0_load_10 = load i5 %inB_0_addr_10"   --->   Operation 913 'load' 'inB_0_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 914 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.10"   --->   Operation 914 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_7 : Operation 915 [1/2] (1.14ns)   --->   "%inB_9_load_10 = load i5 %inB_9_addr_10"   --->   Operation 915 'load' 'inB_9_load_10' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 916 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.10"   --->   Operation 916 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%phi_ln870_10 = phi i32 %inB_0_load_10, void %V1.i8.i782.case.0.10, i32 %inB_1_load_10, void %V1.i8.i782.case.1.10, i32 %inB_2_load_10, void %V1.i8.i782.case.2.10, i32 %inB_3_load_10, void %V1.i8.i782.case.3.10, i32 %inB_4_load_10, void %V1.i8.i782.case.4.10, i32 %inB_5_load_10, void %V1.i8.i782.case.5.10, i32 %inB_6_load_10, void %V1.i8.i782.case.6.10, i32 %inB_7_load_10, void %V1.i8.i782.case.7.10, i32 %inB_8_load_10, void %V1.i8.i782.case.8.10, i32 %inB_9_load_10, void %V1.i8.i782.case.9.10"   --->   Operation 917 'phi' 'phi_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %phi_ln870_10"   --->   Operation 918 'trunc' 'empty_21' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 919 [1/1] (2.91ns)   --->   "%mul_ln870_10 = mul i10 %empty_21, i10 %trunc_ln870_10"   --->   Operation 919 'mul' 'mul_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 920 [2/2] (1.14ns)   --->   "%inB_8_load_11 = load i5 %inB_8_addr_11"   --->   Operation 920 'load' 'inB_8_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 921 [2/2] (1.14ns)   --->   "%inB_7_load_11 = load i5 %inB_7_addr_11"   --->   Operation 921 'load' 'inB_7_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 922 [2/2] (1.14ns)   --->   "%inB_6_load_11 = load i5 %inB_6_addr_11"   --->   Operation 922 'load' 'inB_6_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 923 [2/2] (1.14ns)   --->   "%inB_5_load_11 = load i5 %inB_5_addr_11"   --->   Operation 923 'load' 'inB_5_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 924 [2/2] (1.14ns)   --->   "%inB_4_load_11 = load i5 %inB_4_addr_11"   --->   Operation 924 'load' 'inB_4_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 925 [2/2] (1.14ns)   --->   "%inB_3_load_11 = load i5 %inB_3_addr_11"   --->   Operation 925 'load' 'inB_3_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 926 [2/2] (1.14ns)   --->   "%inB_2_load_11 = load i5 %inB_2_addr_11"   --->   Operation 926 'load' 'inB_2_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 927 [2/2] (1.14ns)   --->   "%inB_1_load_11 = load i5 %inB_1_addr_11"   --->   Operation 927 'load' 'inB_1_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 928 [2/2] (1.14ns)   --->   "%inB_0_load_11 = load i5 %inB_0_addr_11"   --->   Operation 928 'load' 'inB_0_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 929 [2/2] (1.14ns)   --->   "%inB_9_load_11 = load i5 %inB_9_addr_11"   --->   Operation 929 'load' 'inB_9_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 930 [2/2] (1.14ns)   --->   "%inB_8_load_12 = load i5 %inB_8_addr_12"   --->   Operation 930 'load' 'inB_8_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 931 [2/2] (1.14ns)   --->   "%inB_7_load_12 = load i5 %inB_7_addr_12"   --->   Operation 931 'load' 'inB_7_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 932 [2/2] (1.14ns)   --->   "%inB_6_load_12 = load i5 %inB_6_addr_12"   --->   Operation 932 'load' 'inB_6_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 933 [2/2] (1.14ns)   --->   "%inB_5_load_12 = load i5 %inB_5_addr_12"   --->   Operation 933 'load' 'inB_5_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 934 [2/2] (1.14ns)   --->   "%inB_4_load_12 = load i5 %inB_4_addr_12"   --->   Operation 934 'load' 'inB_4_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 935 [2/2] (1.14ns)   --->   "%inB_3_load_12 = load i5 %inB_3_addr_12"   --->   Operation 935 'load' 'inB_3_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 936 [2/2] (1.14ns)   --->   "%inB_2_load_12 = load i5 %inB_2_addr_12"   --->   Operation 936 'load' 'inB_2_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 937 [2/2] (1.14ns)   --->   "%inB_1_load_12 = load i5 %inB_1_addr_12"   --->   Operation 937 'load' 'inB_1_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 938 [2/2] (1.14ns)   --->   "%inB_0_load_12 = load i5 %inB_0_addr_12"   --->   Operation 938 'load' 'inB_0_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 939 [2/2] (1.14ns)   --->   "%inB_9_load_12 = load i5 %inB_9_addr_12"   --->   Operation 939 'load' 'inB_9_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 940 [1/1] (1.34ns)   --->   "%add_ln870_18 = add i10 %mul_ln870_6, i10 %mul_ln870_8"   --->   Operation 940 'add' 'add_ln870_18' <Predicate = (!icmp_ln1057)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/1] (1.34ns)   --->   "%add_ln870_21 = add i10 %add_ln870_20, i10 %mul_ln870_10"   --->   Operation 941 'add' 'add_ln870_21' <Predicate = (!icmp_ln1057)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.01>
ST_8 : Operation 942 [1/2] (1.14ns)   --->   "%inB_8_load_11 = load i5 %inB_8_addr_11"   --->   Operation 942 'load' 'inB_8_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 943 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 943 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_8 : Operation 944 [1/2] (1.14ns)   --->   "%inB_7_load_11 = load i5 %inB_7_addr_11"   --->   Operation 944 'load' 'inB_7_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 945 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 945 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_8 : Operation 946 [1/2] (1.14ns)   --->   "%inB_6_load_11 = load i5 %inB_6_addr_11"   --->   Operation 946 'load' 'inB_6_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 947 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 947 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_8 : Operation 948 [1/2] (1.14ns)   --->   "%inB_5_load_11 = load i5 %inB_5_addr_11"   --->   Operation 948 'load' 'inB_5_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 949 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 949 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_8 : Operation 950 [1/2] (1.14ns)   --->   "%inB_4_load_11 = load i5 %inB_4_addr_11"   --->   Operation 950 'load' 'inB_4_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 951 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 951 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_8 : Operation 952 [1/2] (1.14ns)   --->   "%inB_3_load_11 = load i5 %inB_3_addr_11"   --->   Operation 952 'load' 'inB_3_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 953 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 953 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_8 : Operation 954 [1/2] (1.14ns)   --->   "%inB_2_load_11 = load i5 %inB_2_addr_11"   --->   Operation 954 'load' 'inB_2_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 955 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 955 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_8 : Operation 956 [1/2] (1.14ns)   --->   "%inB_1_load_11 = load i5 %inB_1_addr_11"   --->   Operation 956 'load' 'inB_1_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 957 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 957 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_8 : Operation 958 [1/2] (1.14ns)   --->   "%inB_0_load_11 = load i5 %inB_0_addr_11"   --->   Operation 958 'load' 'inB_0_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 959 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.11"   --->   Operation 959 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_8 : Operation 960 [1/2] (1.14ns)   --->   "%inB_9_load_11 = load i5 %inB_9_addr_11"   --->   Operation 960 'load' 'inB_9_load_11' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 961 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.11"   --->   Operation 961 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%phi_ln870_11 = phi i32 %inB_0_load_11, void %V1.i8.i782.case.0.11, i32 %inB_1_load_11, void %V1.i8.i782.case.1.11, i32 %inB_2_load_11, void %V1.i8.i782.case.2.11, i32 %inB_3_load_11, void %V1.i8.i782.case.3.11, i32 %inB_4_load_11, void %V1.i8.i782.case.4.11, i32 %inB_5_load_11, void %V1.i8.i782.case.5.11, i32 %inB_6_load_11, void %V1.i8.i782.case.6.11, i32 %inB_7_load_11, void %V1.i8.i782.case.7.11, i32 %inB_8_load_11, void %V1.i8.i782.case.8.11, i32 %inB_9_load_11, void %V1.i8.i782.case.9.11"   --->   Operation 962 'phi' 'phi_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %phi_ln870_11"   --->   Operation 963 'trunc' 'empty_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 964 [1/1] (2.91ns)   --->   "%mul_ln870_11 = mul i10 %empty_22, i10 %trunc_ln870_11"   --->   Operation 964 'mul' 'mul_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 965 [1/2] (1.14ns)   --->   "%inB_8_load_12 = load i5 %inB_8_addr_12"   --->   Operation 965 'load' 'inB_8_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 966 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 966 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_8 : Operation 967 [1/2] (1.14ns)   --->   "%inB_7_load_12 = load i5 %inB_7_addr_12"   --->   Operation 967 'load' 'inB_7_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 968 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 968 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_8 : Operation 969 [1/2] (1.14ns)   --->   "%inB_6_load_12 = load i5 %inB_6_addr_12"   --->   Operation 969 'load' 'inB_6_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 970 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 970 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_8 : Operation 971 [1/2] (1.14ns)   --->   "%inB_5_load_12 = load i5 %inB_5_addr_12"   --->   Operation 971 'load' 'inB_5_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 972 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 972 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_8 : Operation 973 [1/2] (1.14ns)   --->   "%inB_4_load_12 = load i5 %inB_4_addr_12"   --->   Operation 973 'load' 'inB_4_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 974 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 974 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_8 : Operation 975 [1/2] (1.14ns)   --->   "%inB_3_load_12 = load i5 %inB_3_addr_12"   --->   Operation 975 'load' 'inB_3_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 976 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 976 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_8 : Operation 977 [1/2] (1.14ns)   --->   "%inB_2_load_12 = load i5 %inB_2_addr_12"   --->   Operation 977 'load' 'inB_2_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 978 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 978 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_8 : Operation 979 [1/2] (1.14ns)   --->   "%inB_1_load_12 = load i5 %inB_1_addr_12"   --->   Operation 979 'load' 'inB_1_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 980 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 980 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_8 : Operation 981 [1/2] (1.14ns)   --->   "%inB_0_load_12 = load i5 %inB_0_addr_12"   --->   Operation 981 'load' 'inB_0_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 982 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.12"   --->   Operation 982 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_8 : Operation 983 [1/2] (1.14ns)   --->   "%inB_9_load_12 = load i5 %inB_9_addr_12"   --->   Operation 983 'load' 'inB_9_load_12' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 984 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.12"   --->   Operation 984 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_8 : Operation 985 [1/1] (0.00ns)   --->   "%phi_ln870_12 = phi i32 %inB_0_load_12, void %V1.i8.i782.case.0.12, i32 %inB_1_load_12, void %V1.i8.i782.case.1.12, i32 %inB_2_load_12, void %V1.i8.i782.case.2.12, i32 %inB_3_load_12, void %V1.i8.i782.case.3.12, i32 %inB_4_load_12, void %V1.i8.i782.case.4.12, i32 %inB_5_load_12, void %V1.i8.i782.case.5.12, i32 %inB_6_load_12, void %V1.i8.i782.case.6.12, i32 %inB_7_load_12, void %V1.i8.i782.case.7.12, i32 %inB_8_load_12, void %V1.i8.i782.case.8.12, i32 %inB_9_load_12, void %V1.i8.i782.case.9.12"   --->   Operation 985 'phi' 'phi_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %phi_ln870_12"   --->   Operation 986 'trunc' 'empty_23' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 987 [1/1] (2.91ns)   --->   "%mul_ln870_12 = mul i10 %empty_23, i10 %trunc_ln870_12"   --->   Operation 987 'mul' 'mul_ln870_12' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 988 [2/2] (1.14ns)   --->   "%inB_8_load_13 = load i5 %inB_8_addr_13"   --->   Operation 988 'load' 'inB_8_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 989 [2/2] (1.14ns)   --->   "%inB_7_load_13 = load i5 %inB_7_addr_13"   --->   Operation 989 'load' 'inB_7_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 990 [2/2] (1.14ns)   --->   "%inB_6_load_13 = load i5 %inB_6_addr_13"   --->   Operation 990 'load' 'inB_6_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 991 [2/2] (1.14ns)   --->   "%inB_5_load_13 = load i5 %inB_5_addr_13"   --->   Operation 991 'load' 'inB_5_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 992 [2/2] (1.14ns)   --->   "%inB_4_load_13 = load i5 %inB_4_addr_13"   --->   Operation 992 'load' 'inB_4_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 993 [2/2] (1.14ns)   --->   "%inB_3_load_13 = load i5 %inB_3_addr_13"   --->   Operation 993 'load' 'inB_3_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 994 [2/2] (1.14ns)   --->   "%inB_2_load_13 = load i5 %inB_2_addr_13"   --->   Operation 994 'load' 'inB_2_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 995 [2/2] (1.14ns)   --->   "%inB_1_load_13 = load i5 %inB_1_addr_13"   --->   Operation 995 'load' 'inB_1_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 996 [2/2] (1.14ns)   --->   "%inB_0_load_13 = load i5 %inB_0_addr_13"   --->   Operation 996 'load' 'inB_0_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 997 [2/2] (1.14ns)   --->   "%inB_9_load_13 = load i5 %inB_9_addr_13"   --->   Operation 997 'load' 'inB_9_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 998 [2/2] (1.14ns)   --->   "%inB_8_load_14 = load i5 %inB_8_addr_14"   --->   Operation 998 'load' 'inB_8_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 999 [2/2] (1.14ns)   --->   "%inB_7_load_14 = load i5 %inB_7_addr_14"   --->   Operation 999 'load' 'inB_7_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1000 [2/2] (1.14ns)   --->   "%inB_6_load_14 = load i5 %inB_6_addr_14"   --->   Operation 1000 'load' 'inB_6_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1001 [2/2] (1.14ns)   --->   "%inB_5_load_14 = load i5 %inB_5_addr_14"   --->   Operation 1001 'load' 'inB_5_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1002 [2/2] (1.14ns)   --->   "%inB_4_load_14 = load i5 %inB_4_addr_14"   --->   Operation 1002 'load' 'inB_4_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1003 [2/2] (1.14ns)   --->   "%inB_3_load_14 = load i5 %inB_3_addr_14"   --->   Operation 1003 'load' 'inB_3_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1004 [2/2] (1.14ns)   --->   "%inB_2_load_14 = load i5 %inB_2_addr_14"   --->   Operation 1004 'load' 'inB_2_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1005 [2/2] (1.14ns)   --->   "%inB_1_load_14 = load i5 %inB_1_addr_14"   --->   Operation 1005 'load' 'inB_1_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1006 [2/2] (1.14ns)   --->   "%inB_0_load_14 = load i5 %inB_0_addr_14"   --->   Operation 1006 'load' 'inB_0_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1007 [2/2] (1.14ns)   --->   "%inB_9_load_14 = load i5 %inB_9_addr_14"   --->   Operation 1007 'load' 'inB_9_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 1008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_17 = add i10 %add_ln870_16, i10 %add_ln870_14"   --->   Operation 1008 'add' 'add_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_19 = add i10 %add_ln870_18, i10 %mul_ln870_7"   --->   Operation 1009 'add' 'add_ln870_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1010 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_22 = add i10 %add_ln870_21, i10 %add_ln870_19"   --->   Operation 1010 'add' 'add_ln870_22' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1011 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_23 = add i10 %add_ln870_22, i10 %add_ln870_17"   --->   Operation 1011 'add' 'add_ln870_23' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.36>
ST_9 : Operation 1012 [1/2] (1.14ns)   --->   "%inB_8_load_13 = load i5 %inB_8_addr_13"   --->   Operation 1012 'load' 'inB_8_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1013 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1013 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_9 : Operation 1014 [1/2] (1.14ns)   --->   "%inB_7_load_13 = load i5 %inB_7_addr_13"   --->   Operation 1014 'load' 'inB_7_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1015 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1015 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_9 : Operation 1016 [1/2] (1.14ns)   --->   "%inB_6_load_13 = load i5 %inB_6_addr_13"   --->   Operation 1016 'load' 'inB_6_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1017 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1017 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_9 : Operation 1018 [1/2] (1.14ns)   --->   "%inB_5_load_13 = load i5 %inB_5_addr_13"   --->   Operation 1018 'load' 'inB_5_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1019 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1019 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_9 : Operation 1020 [1/2] (1.14ns)   --->   "%inB_4_load_13 = load i5 %inB_4_addr_13"   --->   Operation 1020 'load' 'inB_4_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1021 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1021 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_9 : Operation 1022 [1/2] (1.14ns)   --->   "%inB_3_load_13 = load i5 %inB_3_addr_13"   --->   Operation 1022 'load' 'inB_3_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1023 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1023 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_9 : Operation 1024 [1/2] (1.14ns)   --->   "%inB_2_load_13 = load i5 %inB_2_addr_13"   --->   Operation 1024 'load' 'inB_2_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1025 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1025 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_9 : Operation 1026 [1/2] (1.14ns)   --->   "%inB_1_load_13 = load i5 %inB_1_addr_13"   --->   Operation 1026 'load' 'inB_1_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1027 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1027 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_9 : Operation 1028 [1/2] (1.14ns)   --->   "%inB_0_load_13 = load i5 %inB_0_addr_13"   --->   Operation 1028 'load' 'inB_0_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1029 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.13"   --->   Operation 1029 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_9 : Operation 1030 [1/2] (1.14ns)   --->   "%inB_9_load_13 = load i5 %inB_9_addr_13"   --->   Operation 1030 'load' 'inB_9_load_13' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1031 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.13"   --->   Operation 1031 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_9 : Operation 1032 [1/1] (0.00ns)   --->   "%phi_ln870_13 = phi i32 %inB_0_load_13, void %V1.i8.i782.case.0.13, i32 %inB_1_load_13, void %V1.i8.i782.case.1.13, i32 %inB_2_load_13, void %V1.i8.i782.case.2.13, i32 %inB_3_load_13, void %V1.i8.i782.case.3.13, i32 %inB_4_load_13, void %V1.i8.i782.case.4.13, i32 %inB_5_load_13, void %V1.i8.i782.case.5.13, i32 %inB_6_load_13, void %V1.i8.i782.case.6.13, i32 %inB_7_load_13, void %V1.i8.i782.case.7.13, i32 %inB_8_load_13, void %V1.i8.i782.case.8.13, i32 %inB_9_load_13, void %V1.i8.i782.case.9.13"   --->   Operation 1032 'phi' 'phi_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 1033 [1/1] (0.00ns)   --->   "%empty_24 = trunc i32 %phi_ln870_13"   --->   Operation 1033 'trunc' 'empty_24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 1034 [1/1] (2.91ns)   --->   "%mul_ln870_13 = mul i10 %empty_24, i10 %trunc_ln870_13"   --->   Operation 1034 'mul' 'mul_ln870_13' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1035 [1/2] (1.14ns)   --->   "%inB_8_load_14 = load i5 %inB_8_addr_14"   --->   Operation 1035 'load' 'inB_8_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1036 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1036 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_9 : Operation 1037 [1/2] (1.14ns)   --->   "%inB_7_load_14 = load i5 %inB_7_addr_14"   --->   Operation 1037 'load' 'inB_7_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1038 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1038 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_9 : Operation 1039 [1/2] (1.14ns)   --->   "%inB_6_load_14 = load i5 %inB_6_addr_14"   --->   Operation 1039 'load' 'inB_6_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1040 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1040 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_9 : Operation 1041 [1/2] (1.14ns)   --->   "%inB_5_load_14 = load i5 %inB_5_addr_14"   --->   Operation 1041 'load' 'inB_5_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1042 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1042 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_9 : Operation 1043 [1/2] (1.14ns)   --->   "%inB_4_load_14 = load i5 %inB_4_addr_14"   --->   Operation 1043 'load' 'inB_4_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1044 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1044 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_9 : Operation 1045 [1/2] (1.14ns)   --->   "%inB_3_load_14 = load i5 %inB_3_addr_14"   --->   Operation 1045 'load' 'inB_3_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1046 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1046 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_9 : Operation 1047 [1/2] (1.14ns)   --->   "%inB_2_load_14 = load i5 %inB_2_addr_14"   --->   Operation 1047 'load' 'inB_2_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1048 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1048 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_9 : Operation 1049 [1/2] (1.14ns)   --->   "%inB_1_load_14 = load i5 %inB_1_addr_14"   --->   Operation 1049 'load' 'inB_1_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1050 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1050 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_9 : Operation 1051 [1/2] (1.14ns)   --->   "%inB_0_load_14 = load i5 %inB_0_addr_14"   --->   Operation 1051 'load' 'inB_0_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1052 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.14"   --->   Operation 1052 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_9 : Operation 1053 [1/2] (1.14ns)   --->   "%inB_9_load_14 = load i5 %inB_9_addr_14"   --->   Operation 1053 'load' 'inB_9_load_14' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1054 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.14"   --->   Operation 1054 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_9 : Operation 1055 [1/1] (0.00ns)   --->   "%phi_ln870_14 = phi i32 %inB_0_load_14, void %V1.i8.i782.case.0.14, i32 %inB_1_load_14, void %V1.i8.i782.case.1.14, i32 %inB_2_load_14, void %V1.i8.i782.case.2.14, i32 %inB_3_load_14, void %V1.i8.i782.case.3.14, i32 %inB_4_load_14, void %V1.i8.i782.case.4.14, i32 %inB_5_load_14, void %V1.i8.i782.case.5.14, i32 %inB_6_load_14, void %V1.i8.i782.case.6.14, i32 %inB_7_load_14, void %V1.i8.i782.case.7.14, i32 %inB_8_load_14, void %V1.i8.i782.case.8.14, i32 %inB_9_load_14, void %V1.i8.i782.case.9.14"   --->   Operation 1055 'phi' 'phi_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 1056 [1/1] (0.00ns)   --->   "%empty_25 = trunc i32 %phi_ln870_14"   --->   Operation 1056 'trunc' 'empty_25' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_9 : Operation 1057 [1/1] (2.91ns)   --->   "%mul_ln870_14 = mul i10 %empty_25, i10 %trunc_ln870_14"   --->   Operation 1057 'mul' 'mul_ln870_14' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1058 [2/2] (1.14ns)   --->   "%inB_8_load_15 = load i5 %inB_8_addr_15"   --->   Operation 1058 'load' 'inB_8_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1059 [2/2] (1.14ns)   --->   "%inB_7_load_15 = load i5 %inB_7_addr_15"   --->   Operation 1059 'load' 'inB_7_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1060 [2/2] (1.14ns)   --->   "%inB_6_load_15 = load i5 %inB_6_addr_15"   --->   Operation 1060 'load' 'inB_6_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1061 [2/2] (1.14ns)   --->   "%inB_5_load_15 = load i5 %inB_5_addr_15"   --->   Operation 1061 'load' 'inB_5_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1062 [2/2] (1.14ns)   --->   "%inB_4_load_15 = load i5 %inB_4_addr_15"   --->   Operation 1062 'load' 'inB_4_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1063 [2/2] (1.14ns)   --->   "%inB_3_load_15 = load i5 %inB_3_addr_15"   --->   Operation 1063 'load' 'inB_3_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1064 [2/2] (1.14ns)   --->   "%inB_2_load_15 = load i5 %inB_2_addr_15"   --->   Operation 1064 'load' 'inB_2_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1065 [2/2] (1.14ns)   --->   "%inB_1_load_15 = load i5 %inB_1_addr_15"   --->   Operation 1065 'load' 'inB_1_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1066 [2/2] (1.14ns)   --->   "%inB_0_load_15 = load i5 %inB_0_addr_15"   --->   Operation 1066 'load' 'inB_0_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1067 [2/2] (1.14ns)   --->   "%inB_9_load_15 = load i5 %inB_9_addr_15"   --->   Operation 1067 'load' 'inB_9_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1068 [2/2] (1.14ns)   --->   "%inB_8_load_16 = load i5 %inB_8_addr_16"   --->   Operation 1068 'load' 'inB_8_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1069 [2/2] (1.14ns)   --->   "%inB_7_load_16 = load i5 %inB_7_addr_16"   --->   Operation 1069 'load' 'inB_7_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1070 [2/2] (1.14ns)   --->   "%inB_6_load_16 = load i5 %inB_6_addr_16"   --->   Operation 1070 'load' 'inB_6_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1071 [2/2] (1.14ns)   --->   "%inB_5_load_16 = load i5 %inB_5_addr_16"   --->   Operation 1071 'load' 'inB_5_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1072 [2/2] (1.14ns)   --->   "%inB_4_load_16 = load i5 %inB_4_addr_16"   --->   Operation 1072 'load' 'inB_4_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1073 [2/2] (1.14ns)   --->   "%inB_3_load_16 = load i5 %inB_3_addr_16"   --->   Operation 1073 'load' 'inB_3_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1074 [2/2] (1.14ns)   --->   "%inB_2_load_16 = load i5 %inB_2_addr_16"   --->   Operation 1074 'load' 'inB_2_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1075 [2/2] (1.14ns)   --->   "%inB_1_load_16 = load i5 %inB_1_addr_16"   --->   Operation 1075 'load' 'inB_1_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1076 [2/2] (1.14ns)   --->   "%inB_0_load_16 = load i5 %inB_0_addr_16"   --->   Operation 1076 'load' 'inB_0_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1077 [2/2] (1.14ns)   --->   "%inB_9_load_16 = load i5 %inB_9_addr_16"   --->   Operation 1077 'load' 'inB_9_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 1078 [1/1] (1.34ns)   --->   "%add_ln870_7 = add i10 %mul_ln870_13, i10 %mul_ln870_12"   --->   Operation 1078 'add' 'add_ln870_7' <Predicate = (!icmp_ln1057)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 1079 [1/2] (1.14ns)   --->   "%inB_8_load_15 = load i5 %inB_8_addr_15"   --->   Operation 1079 'load' 'inB_8_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1080 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1080 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_10 : Operation 1081 [1/2] (1.14ns)   --->   "%inB_7_load_15 = load i5 %inB_7_addr_15"   --->   Operation 1081 'load' 'inB_7_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1082 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1082 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_10 : Operation 1083 [1/2] (1.14ns)   --->   "%inB_6_load_15 = load i5 %inB_6_addr_15"   --->   Operation 1083 'load' 'inB_6_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1084 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1084 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_10 : Operation 1085 [1/2] (1.14ns)   --->   "%inB_5_load_15 = load i5 %inB_5_addr_15"   --->   Operation 1085 'load' 'inB_5_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1086 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1086 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_10 : Operation 1087 [1/2] (1.14ns)   --->   "%inB_4_load_15 = load i5 %inB_4_addr_15"   --->   Operation 1087 'load' 'inB_4_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1088 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1088 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_10 : Operation 1089 [1/2] (1.14ns)   --->   "%inB_3_load_15 = load i5 %inB_3_addr_15"   --->   Operation 1089 'load' 'inB_3_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1090 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1090 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_10 : Operation 1091 [1/2] (1.14ns)   --->   "%inB_2_load_15 = load i5 %inB_2_addr_15"   --->   Operation 1091 'load' 'inB_2_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1092 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1092 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_10 : Operation 1093 [1/2] (1.14ns)   --->   "%inB_1_load_15 = load i5 %inB_1_addr_15"   --->   Operation 1093 'load' 'inB_1_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1094 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1094 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_10 : Operation 1095 [1/2] (1.14ns)   --->   "%inB_0_load_15 = load i5 %inB_0_addr_15"   --->   Operation 1095 'load' 'inB_0_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1096 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.15"   --->   Operation 1096 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_10 : Operation 1097 [1/2] (1.14ns)   --->   "%inB_9_load_15 = load i5 %inB_9_addr_15"   --->   Operation 1097 'load' 'inB_9_load_15' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1098 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.15"   --->   Operation 1098 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_10 : Operation 1099 [1/1] (0.00ns)   --->   "%phi_ln870_15 = phi i32 %inB_0_load_15, void %V1.i8.i782.case.0.15, i32 %inB_1_load_15, void %V1.i8.i782.case.1.15, i32 %inB_2_load_15, void %V1.i8.i782.case.2.15, i32 %inB_3_load_15, void %V1.i8.i782.case.3.15, i32 %inB_4_load_15, void %V1.i8.i782.case.4.15, i32 %inB_5_load_15, void %V1.i8.i782.case.5.15, i32 %inB_6_load_15, void %V1.i8.i782.case.6.15, i32 %inB_7_load_15, void %V1.i8.i782.case.7.15, i32 %inB_8_load_15, void %V1.i8.i782.case.8.15, i32 %inB_9_load_15, void %V1.i8.i782.case.9.15"   --->   Operation 1099 'phi' 'phi_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 1100 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %phi_ln870_15"   --->   Operation 1100 'trunc' 'empty_26' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 1101 [1/1] (2.91ns)   --->   "%mul_ln870_15 = mul i10 %empty_26, i10 %trunc_ln870_15"   --->   Operation 1101 'mul' 'mul_ln870_15' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1102 [1/2] (1.14ns)   --->   "%inB_8_load_16 = load i5 %inB_8_addr_16"   --->   Operation 1102 'load' 'inB_8_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1103 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1103 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_10 : Operation 1104 [1/2] (1.14ns)   --->   "%inB_7_load_16 = load i5 %inB_7_addr_16"   --->   Operation 1104 'load' 'inB_7_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1105 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1105 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_10 : Operation 1106 [1/2] (1.14ns)   --->   "%inB_6_load_16 = load i5 %inB_6_addr_16"   --->   Operation 1106 'load' 'inB_6_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1107 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1107 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_10 : Operation 1108 [1/2] (1.14ns)   --->   "%inB_5_load_16 = load i5 %inB_5_addr_16"   --->   Operation 1108 'load' 'inB_5_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1109 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1109 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_10 : Operation 1110 [1/2] (1.14ns)   --->   "%inB_4_load_16 = load i5 %inB_4_addr_16"   --->   Operation 1110 'load' 'inB_4_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1111 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1111 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_10 : Operation 1112 [1/2] (1.14ns)   --->   "%inB_3_load_16 = load i5 %inB_3_addr_16"   --->   Operation 1112 'load' 'inB_3_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1113 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1113 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_10 : Operation 1114 [1/2] (1.14ns)   --->   "%inB_2_load_16 = load i5 %inB_2_addr_16"   --->   Operation 1114 'load' 'inB_2_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1115 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1115 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_10 : Operation 1116 [1/2] (1.14ns)   --->   "%inB_1_load_16 = load i5 %inB_1_addr_16"   --->   Operation 1116 'load' 'inB_1_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1117 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1117 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_10 : Operation 1118 [1/2] (1.14ns)   --->   "%inB_0_load_16 = load i5 %inB_0_addr_16"   --->   Operation 1118 'load' 'inB_0_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1119 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.16"   --->   Operation 1119 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_10 : Operation 1120 [1/2] (1.14ns)   --->   "%inB_9_load_16 = load i5 %inB_9_addr_16"   --->   Operation 1120 'load' 'inB_9_load_16' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1121 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.16"   --->   Operation 1121 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_10 : Operation 1122 [1/1] (0.00ns)   --->   "%phi_ln870_16 = phi i32 %inB_0_load_16, void %V1.i8.i782.case.0.16, i32 %inB_1_load_16, void %V1.i8.i782.case.1.16, i32 %inB_2_load_16, void %V1.i8.i782.case.2.16, i32 %inB_3_load_16, void %V1.i8.i782.case.3.16, i32 %inB_4_load_16, void %V1.i8.i782.case.4.16, i32 %inB_5_load_16, void %V1.i8.i782.case.5.16, i32 %inB_6_load_16, void %V1.i8.i782.case.6.16, i32 %inB_7_load_16, void %V1.i8.i782.case.7.16, i32 %inB_8_load_16, void %V1.i8.i782.case.8.16, i32 %inB_9_load_16, void %V1.i8.i782.case.9.16"   --->   Operation 1122 'phi' 'phi_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 1123 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %phi_ln870_16"   --->   Operation 1123 'trunc' 'empty_27' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_10 : Operation 1124 [1/1] (2.91ns)   --->   "%mul_ln870_16 = mul i10 %empty_27, i10 %trunc_ln870_16"   --->   Operation 1124 'mul' 'mul_ln870_16' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1125 [2/2] (1.14ns)   --->   "%inB_8_load_17 = load i5 %inB_8_addr_17"   --->   Operation 1125 'load' 'inB_8_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1126 [2/2] (1.14ns)   --->   "%inB_7_load_17 = load i5 %inB_7_addr_17"   --->   Operation 1126 'load' 'inB_7_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1127 [2/2] (1.14ns)   --->   "%inB_6_load_17 = load i5 %inB_6_addr_17"   --->   Operation 1127 'load' 'inB_6_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1128 [2/2] (1.14ns)   --->   "%inB_5_load_17 = load i5 %inB_5_addr_17"   --->   Operation 1128 'load' 'inB_5_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1129 [2/2] (1.14ns)   --->   "%inB_4_load_17 = load i5 %inB_4_addr_17"   --->   Operation 1129 'load' 'inB_4_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1130 [2/2] (1.14ns)   --->   "%inB_3_load_17 = load i5 %inB_3_addr_17"   --->   Operation 1130 'load' 'inB_3_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1131 [2/2] (1.14ns)   --->   "%inB_2_load_17 = load i5 %inB_2_addr_17"   --->   Operation 1131 'load' 'inB_2_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1132 [2/2] (1.14ns)   --->   "%inB_1_load_17 = load i5 %inB_1_addr_17"   --->   Operation 1132 'load' 'inB_1_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1133 [2/2] (1.14ns)   --->   "%inB_0_load_17 = load i5 %inB_0_addr_17"   --->   Operation 1133 'load' 'inB_0_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1134 [2/2] (1.14ns)   --->   "%inB_9_load_17 = load i5 %inB_9_addr_17"   --->   Operation 1134 'load' 'inB_9_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1135 [2/2] (1.14ns)   --->   "%inB_8_load_18 = load i5 %inB_8_addr_18"   --->   Operation 1135 'load' 'inB_8_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1136 [2/2] (1.14ns)   --->   "%inB_7_load_18 = load i5 %inB_7_addr_18"   --->   Operation 1136 'load' 'inB_7_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1137 [2/2] (1.14ns)   --->   "%inB_6_load_18 = load i5 %inB_6_addr_18"   --->   Operation 1137 'load' 'inB_6_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1138 [2/2] (1.14ns)   --->   "%inB_5_load_18 = load i5 %inB_5_addr_18"   --->   Operation 1138 'load' 'inB_5_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1139 [2/2] (1.14ns)   --->   "%inB_4_load_18 = load i5 %inB_4_addr_18"   --->   Operation 1139 'load' 'inB_4_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1140 [2/2] (1.14ns)   --->   "%inB_3_load_18 = load i5 %inB_3_addr_18"   --->   Operation 1140 'load' 'inB_3_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1141 [2/2] (1.14ns)   --->   "%inB_2_load_18 = load i5 %inB_2_addr_18"   --->   Operation 1141 'load' 'inB_2_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1142 [2/2] (1.14ns)   --->   "%inB_1_load_18 = load i5 %inB_1_addr_18"   --->   Operation 1142 'load' 'inB_1_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1143 [2/2] (1.14ns)   --->   "%inB_0_load_18 = load i5 %inB_0_addr_18"   --->   Operation 1143 'load' 'inB_0_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1144 [2/2] (1.14ns)   --->   "%inB_9_load_18 = load i5 %inB_9_addr_18"   --->   Operation 1144 'load' 'inB_9_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 1145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_9 = add i10 %mul_ln870_16, i10 %mul_ln870_15"   --->   Operation 1145 'add' 'add_ln870_9' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1146 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_10 = add i10 %add_ln870_9, i10 %mul_ln870_14"   --->   Operation 1146 'add' 'add_ln870_10' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.01>
ST_11 : Operation 1147 [1/2] (1.14ns)   --->   "%inB_8_load_17 = load i5 %inB_8_addr_17"   --->   Operation 1147 'load' 'inB_8_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1148 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1148 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_11 : Operation 1149 [1/2] (1.14ns)   --->   "%inB_7_load_17 = load i5 %inB_7_addr_17"   --->   Operation 1149 'load' 'inB_7_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1150 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1150 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_11 : Operation 1151 [1/2] (1.14ns)   --->   "%inB_6_load_17 = load i5 %inB_6_addr_17"   --->   Operation 1151 'load' 'inB_6_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1152 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1152 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_11 : Operation 1153 [1/2] (1.14ns)   --->   "%inB_5_load_17 = load i5 %inB_5_addr_17"   --->   Operation 1153 'load' 'inB_5_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1154 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1154 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_11 : Operation 1155 [1/2] (1.14ns)   --->   "%inB_4_load_17 = load i5 %inB_4_addr_17"   --->   Operation 1155 'load' 'inB_4_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1156 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1156 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_11 : Operation 1157 [1/2] (1.14ns)   --->   "%inB_3_load_17 = load i5 %inB_3_addr_17"   --->   Operation 1157 'load' 'inB_3_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1158 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1158 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_11 : Operation 1159 [1/2] (1.14ns)   --->   "%inB_2_load_17 = load i5 %inB_2_addr_17"   --->   Operation 1159 'load' 'inB_2_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1160 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1160 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_11 : Operation 1161 [1/2] (1.14ns)   --->   "%inB_1_load_17 = load i5 %inB_1_addr_17"   --->   Operation 1161 'load' 'inB_1_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1162 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1162 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_11 : Operation 1163 [1/2] (1.14ns)   --->   "%inB_0_load_17 = load i5 %inB_0_addr_17"   --->   Operation 1163 'load' 'inB_0_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1164 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.17"   --->   Operation 1164 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_11 : Operation 1165 [1/2] (1.14ns)   --->   "%inB_9_load_17 = load i5 %inB_9_addr_17"   --->   Operation 1165 'load' 'inB_9_load_17' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1166 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.17"   --->   Operation 1166 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_11 : Operation 1167 [1/1] (0.00ns)   --->   "%phi_ln870_17 = phi i32 %inB_0_load_17, void %V1.i8.i782.case.0.17, i32 %inB_1_load_17, void %V1.i8.i782.case.1.17, i32 %inB_2_load_17, void %V1.i8.i782.case.2.17, i32 %inB_3_load_17, void %V1.i8.i782.case.3.17, i32 %inB_4_load_17, void %V1.i8.i782.case.4.17, i32 %inB_5_load_17, void %V1.i8.i782.case.5.17, i32 %inB_6_load_17, void %V1.i8.i782.case.6.17, i32 %inB_7_load_17, void %V1.i8.i782.case.7.17, i32 %inB_8_load_17, void %V1.i8.i782.case.8.17, i32 %inB_9_load_17, void %V1.i8.i782.case.9.17"   --->   Operation 1167 'phi' 'phi_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 1168 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %phi_ln870_17"   --->   Operation 1168 'trunc' 'empty_28' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 1169 [1/1] (2.91ns)   --->   "%mul_ln870_17 = mul i10 %empty_28, i10 %trunc_ln870_17"   --->   Operation 1169 'mul' 'mul_ln870_17' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1170 [1/2] (1.14ns)   --->   "%inB_8_load_18 = load i5 %inB_8_addr_18"   --->   Operation 1170 'load' 'inB_8_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1171 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1171 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_11 : Operation 1172 [1/2] (1.14ns)   --->   "%inB_7_load_18 = load i5 %inB_7_addr_18"   --->   Operation 1172 'load' 'inB_7_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1173 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1173 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_11 : Operation 1174 [1/2] (1.14ns)   --->   "%inB_6_load_18 = load i5 %inB_6_addr_18"   --->   Operation 1174 'load' 'inB_6_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1175 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1175 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_11 : Operation 1176 [1/2] (1.14ns)   --->   "%inB_5_load_18 = load i5 %inB_5_addr_18"   --->   Operation 1176 'load' 'inB_5_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1177 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1177 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_11 : Operation 1178 [1/2] (1.14ns)   --->   "%inB_4_load_18 = load i5 %inB_4_addr_18"   --->   Operation 1178 'load' 'inB_4_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1179 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1179 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_11 : Operation 1180 [1/2] (1.14ns)   --->   "%inB_3_load_18 = load i5 %inB_3_addr_18"   --->   Operation 1180 'load' 'inB_3_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1181 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1181 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_11 : Operation 1182 [1/2] (1.14ns)   --->   "%inB_2_load_18 = load i5 %inB_2_addr_18"   --->   Operation 1182 'load' 'inB_2_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1183 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1183 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_11 : Operation 1184 [1/2] (1.14ns)   --->   "%inB_1_load_18 = load i5 %inB_1_addr_18"   --->   Operation 1184 'load' 'inB_1_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1185 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1185 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_11 : Operation 1186 [1/2] (1.14ns)   --->   "%inB_0_load_18 = load i5 %inB_0_addr_18"   --->   Operation 1186 'load' 'inB_0_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1187 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.18"   --->   Operation 1187 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_11 : Operation 1188 [1/2] (1.14ns)   --->   "%inB_9_load_18 = load i5 %inB_9_addr_18"   --->   Operation 1188 'load' 'inB_9_load_18' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1189 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.18"   --->   Operation 1189 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_11 : Operation 1190 [1/1] (0.00ns)   --->   "%phi_ln870_18 = phi i32 %inB_0_load_18, void %V1.i8.i782.case.0.18, i32 %inB_1_load_18, void %V1.i8.i782.case.1.18, i32 %inB_2_load_18, void %V1.i8.i782.case.2.18, i32 %inB_3_load_18, void %V1.i8.i782.case.3.18, i32 %inB_4_load_18, void %V1.i8.i782.case.4.18, i32 %inB_5_load_18, void %V1.i8.i782.case.5.18, i32 %inB_6_load_18, void %V1.i8.i782.case.6.18, i32 %inB_7_load_18, void %V1.i8.i782.case.7.18, i32 %inB_8_load_18, void %V1.i8.i782.case.8.18, i32 %inB_9_load_18, void %V1.i8.i782.case.9.18"   --->   Operation 1190 'phi' 'phi_ln870_18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 1191 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %phi_ln870_18"   --->   Operation 1191 'trunc' 'empty_29' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_11 : Operation 1192 [1/1] (2.91ns)   --->   "%mul_ln870_18 = mul i10 %empty_29, i10 %trunc_ln870_18"   --->   Operation 1192 'mul' 'mul_ln870_18' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1193 [2/2] (1.14ns)   --->   "%inB_8_load_19 = load i5 %inB_8_addr_19"   --->   Operation 1193 'load' 'inB_8_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1194 [2/2] (1.14ns)   --->   "%inB_7_load_19 = load i5 %inB_7_addr_19"   --->   Operation 1194 'load' 'inB_7_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1195 [2/2] (1.14ns)   --->   "%inB_6_load_19 = load i5 %inB_6_addr_19"   --->   Operation 1195 'load' 'inB_6_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1196 [2/2] (1.14ns)   --->   "%inB_5_load_19 = load i5 %inB_5_addr_19"   --->   Operation 1196 'load' 'inB_5_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1197 [2/2] (1.14ns)   --->   "%inB_4_load_19 = load i5 %inB_4_addr_19"   --->   Operation 1197 'load' 'inB_4_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1198 [2/2] (1.14ns)   --->   "%inB_3_load_19 = load i5 %inB_3_addr_19"   --->   Operation 1198 'load' 'inB_3_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1199 [2/2] (1.14ns)   --->   "%inB_2_load_19 = load i5 %inB_2_addr_19"   --->   Operation 1199 'load' 'inB_2_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1200 [2/2] (1.14ns)   --->   "%inB_1_load_19 = load i5 %inB_1_addr_19"   --->   Operation 1200 'load' 'inB_1_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1201 [2/2] (1.14ns)   --->   "%inB_0_load_19 = load i5 %inB_0_addr_19"   --->   Operation 1201 'load' 'inB_0_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1202 [2/2] (1.14ns)   --->   "%inB_9_load_19 = load i5 %inB_9_addr_19"   --->   Operation 1202 'load' 'inB_9_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1203 [2/2] (1.14ns)   --->   "%inB_8_load_20 = load i5 %inB_8_addr_20"   --->   Operation 1203 'load' 'inB_8_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1204 [2/2] (1.14ns)   --->   "%inB_7_load_20 = load i5 %inB_7_addr_20"   --->   Operation 1204 'load' 'inB_7_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1205 [2/2] (1.14ns)   --->   "%inB_6_load_20 = load i5 %inB_6_addr_20"   --->   Operation 1205 'load' 'inB_6_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1206 [2/2] (1.14ns)   --->   "%inB_5_load_20 = load i5 %inB_5_addr_20"   --->   Operation 1206 'load' 'inB_5_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1207 [2/2] (1.14ns)   --->   "%inB_4_load_20 = load i5 %inB_4_addr_20"   --->   Operation 1207 'load' 'inB_4_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1208 [2/2] (1.14ns)   --->   "%inB_3_load_20 = load i5 %inB_3_addr_20"   --->   Operation 1208 'load' 'inB_3_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1209 [2/2] (1.14ns)   --->   "%inB_2_load_20 = load i5 %inB_2_addr_20"   --->   Operation 1209 'load' 'inB_2_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1210 [2/2] (1.14ns)   --->   "%inB_1_load_20 = load i5 %inB_1_addr_20"   --->   Operation 1210 'load' 'inB_1_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1211 [2/2] (1.14ns)   --->   "%inB_0_load_20 = load i5 %inB_0_addr_20"   --->   Operation 1211 'load' 'inB_0_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1212 [2/2] (1.14ns)   --->   "%inB_9_load_20 = load i5 %inB_9_addr_20"   --->   Operation 1212 'load' 'inB_9_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_8 = add i10 %add_ln870_7, i10 %mul_ln870_11"   --->   Operation 1213 'add' 'add_ln870_8' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1214 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_11 = add i10 %add_ln870_10, i10 %add_ln870_8"   --->   Operation 1214 'add' 'add_ln870_11' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 1215 [1/2] (1.14ns)   --->   "%inB_8_load_19 = load i5 %inB_8_addr_19"   --->   Operation 1215 'load' 'inB_8_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1216 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1216 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_12 : Operation 1217 [1/2] (1.14ns)   --->   "%inB_7_load_19 = load i5 %inB_7_addr_19"   --->   Operation 1217 'load' 'inB_7_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1218 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1218 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_12 : Operation 1219 [1/2] (1.14ns)   --->   "%inB_6_load_19 = load i5 %inB_6_addr_19"   --->   Operation 1219 'load' 'inB_6_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1220 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1220 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_12 : Operation 1221 [1/2] (1.14ns)   --->   "%inB_5_load_19 = load i5 %inB_5_addr_19"   --->   Operation 1221 'load' 'inB_5_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1222 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1222 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_12 : Operation 1223 [1/2] (1.14ns)   --->   "%inB_4_load_19 = load i5 %inB_4_addr_19"   --->   Operation 1223 'load' 'inB_4_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1224 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1224 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_12 : Operation 1225 [1/2] (1.14ns)   --->   "%inB_3_load_19 = load i5 %inB_3_addr_19"   --->   Operation 1225 'load' 'inB_3_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1226 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1226 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_12 : Operation 1227 [1/2] (1.14ns)   --->   "%inB_2_load_19 = load i5 %inB_2_addr_19"   --->   Operation 1227 'load' 'inB_2_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1228 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1228 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_12 : Operation 1229 [1/2] (1.14ns)   --->   "%inB_1_load_19 = load i5 %inB_1_addr_19"   --->   Operation 1229 'load' 'inB_1_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1230 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1230 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_12 : Operation 1231 [1/2] (1.14ns)   --->   "%inB_0_load_19 = load i5 %inB_0_addr_19"   --->   Operation 1231 'load' 'inB_0_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1232 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.19"   --->   Operation 1232 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_12 : Operation 1233 [1/2] (1.14ns)   --->   "%inB_9_load_19 = load i5 %inB_9_addr_19"   --->   Operation 1233 'load' 'inB_9_load_19' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1234 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.19"   --->   Operation 1234 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_12 : Operation 1235 [1/1] (0.00ns)   --->   "%phi_ln870_19 = phi i32 %inB_0_load_19, void %V1.i8.i782.case.0.19, i32 %inB_1_load_19, void %V1.i8.i782.case.1.19, i32 %inB_2_load_19, void %V1.i8.i782.case.2.19, i32 %inB_3_load_19, void %V1.i8.i782.case.3.19, i32 %inB_4_load_19, void %V1.i8.i782.case.4.19, i32 %inB_5_load_19, void %V1.i8.i782.case.5.19, i32 %inB_6_load_19, void %V1.i8.i782.case.6.19, i32 %inB_7_load_19, void %V1.i8.i782.case.7.19, i32 %inB_8_load_19, void %V1.i8.i782.case.8.19, i32 %inB_9_load_19, void %V1.i8.i782.case.9.19"   --->   Operation 1235 'phi' 'phi_ln870_19' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_30 = trunc i32 %phi_ln870_19"   --->   Operation 1236 'trunc' 'empty_30' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 1237 [1/1] (2.91ns)   --->   "%mul_ln870_19 = mul i10 %empty_30, i10 %trunc_ln870_19"   --->   Operation 1237 'mul' 'mul_ln870_19' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1238 [1/2] (1.14ns)   --->   "%inB_8_load_20 = load i5 %inB_8_addr_20"   --->   Operation 1238 'load' 'inB_8_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1239 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1239 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_12 : Operation 1240 [1/2] (1.14ns)   --->   "%inB_7_load_20 = load i5 %inB_7_addr_20"   --->   Operation 1240 'load' 'inB_7_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1241 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1241 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_12 : Operation 1242 [1/2] (1.14ns)   --->   "%inB_6_load_20 = load i5 %inB_6_addr_20"   --->   Operation 1242 'load' 'inB_6_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1243 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1243 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_12 : Operation 1244 [1/2] (1.14ns)   --->   "%inB_5_load_20 = load i5 %inB_5_addr_20"   --->   Operation 1244 'load' 'inB_5_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1245 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1245 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_12 : Operation 1246 [1/2] (1.14ns)   --->   "%inB_4_load_20 = load i5 %inB_4_addr_20"   --->   Operation 1246 'load' 'inB_4_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1247 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1247 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_12 : Operation 1248 [1/2] (1.14ns)   --->   "%inB_3_load_20 = load i5 %inB_3_addr_20"   --->   Operation 1248 'load' 'inB_3_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1249 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1249 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_12 : Operation 1250 [1/2] (1.14ns)   --->   "%inB_2_load_20 = load i5 %inB_2_addr_20"   --->   Operation 1250 'load' 'inB_2_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1251 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1251 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_12 : Operation 1252 [1/2] (1.14ns)   --->   "%inB_1_load_20 = load i5 %inB_1_addr_20"   --->   Operation 1252 'load' 'inB_1_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1253 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1253 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_12 : Operation 1254 [1/2] (1.14ns)   --->   "%inB_0_load_20 = load i5 %inB_0_addr_20"   --->   Operation 1254 'load' 'inB_0_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1255 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.20"   --->   Operation 1255 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_12 : Operation 1256 [1/2] (1.14ns)   --->   "%inB_9_load_20 = load i5 %inB_9_addr_20"   --->   Operation 1256 'load' 'inB_9_load_20' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1257 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.20"   --->   Operation 1257 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_12 : Operation 1258 [1/1] (0.00ns)   --->   "%phi_ln870_20 = phi i32 %inB_0_load_20, void %V1.i8.i782.case.0.20, i32 %inB_1_load_20, void %V1.i8.i782.case.1.20, i32 %inB_2_load_20, void %V1.i8.i782.case.2.20, i32 %inB_3_load_20, void %V1.i8.i782.case.3.20, i32 %inB_4_load_20, void %V1.i8.i782.case.4.20, i32 %inB_5_load_20, void %V1.i8.i782.case.5.20, i32 %inB_6_load_20, void %V1.i8.i782.case.6.20, i32 %inB_7_load_20, void %V1.i8.i782.case.7.20, i32 %inB_8_load_20, void %V1.i8.i782.case.8.20, i32 %inB_9_load_20, void %V1.i8.i782.case.9.20"   --->   Operation 1258 'phi' 'phi_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 1259 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %phi_ln870_20"   --->   Operation 1259 'trunc' 'empty_31' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_12 : Operation 1260 [1/1] (2.91ns)   --->   "%mul_ln870_20 = mul i10 %empty_31, i10 %trunc_ln870_20"   --->   Operation 1260 'mul' 'mul_ln870_20' <Predicate = (!icmp_ln1057)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1261 [2/2] (1.14ns)   --->   "%inB_8_load_21 = load i5 %inB_8_addr_21"   --->   Operation 1261 'load' 'inB_8_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1262 [2/2] (1.14ns)   --->   "%inB_7_load_21 = load i5 %inB_7_addr_21"   --->   Operation 1262 'load' 'inB_7_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1263 [2/2] (1.14ns)   --->   "%inB_6_load_21 = load i5 %inB_6_addr_21"   --->   Operation 1263 'load' 'inB_6_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1264 [2/2] (1.14ns)   --->   "%inB_5_load_21 = load i5 %inB_5_addr_21"   --->   Operation 1264 'load' 'inB_5_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1265 [2/2] (1.14ns)   --->   "%inB_4_load_21 = load i5 %inB_4_addr_21"   --->   Operation 1265 'load' 'inB_4_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1266 [2/2] (1.14ns)   --->   "%inB_3_load_21 = load i5 %inB_3_addr_21"   --->   Operation 1266 'load' 'inB_3_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1267 [2/2] (1.14ns)   --->   "%inB_2_load_21 = load i5 %inB_2_addr_21"   --->   Operation 1267 'load' 'inB_2_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1268 [2/2] (1.14ns)   --->   "%inB_1_load_21 = load i5 %inB_1_addr_21"   --->   Operation 1268 'load' 'inB_1_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1269 [2/2] (1.14ns)   --->   "%inB_0_load_21 = load i5 %inB_0_addr_21"   --->   Operation 1269 'load' 'inB_0_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1270 [2/2] (1.14ns)   --->   "%inB_9_load_21 = load i5 %inB_9_addr_21"   --->   Operation 1270 'load' 'inB_9_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1271 [2/2] (1.14ns)   --->   "%inB_8_load_22 = load i5 %inB_8_addr_22"   --->   Operation 1271 'load' 'inB_8_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1272 [2/2] (1.14ns)   --->   "%inB_7_load_22 = load i5 %inB_7_addr_22"   --->   Operation 1272 'load' 'inB_7_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1273 [2/2] (1.14ns)   --->   "%inB_6_load_22 = load i5 %inB_6_addr_22"   --->   Operation 1273 'load' 'inB_6_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1274 [2/2] (1.14ns)   --->   "%inB_5_load_22 = load i5 %inB_5_addr_22"   --->   Operation 1274 'load' 'inB_5_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1275 [2/2] (1.14ns)   --->   "%inB_4_load_22 = load i5 %inB_4_addr_22"   --->   Operation 1275 'load' 'inB_4_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1276 [2/2] (1.14ns)   --->   "%inB_3_load_22 = load i5 %inB_3_addr_22"   --->   Operation 1276 'load' 'inB_3_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1277 [2/2] (1.14ns)   --->   "%inB_2_load_22 = load i5 %inB_2_addr_22"   --->   Operation 1277 'load' 'inB_2_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1278 [2/2] (1.14ns)   --->   "%inB_1_load_22 = load i5 %inB_1_addr_22"   --->   Operation 1278 'load' 'inB_1_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1279 [2/2] (1.14ns)   --->   "%inB_0_load_22 = load i5 %inB_0_addr_22"   --->   Operation 1279 'load' 'inB_0_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1280 [2/2] (1.14ns)   --->   "%inB_9_load_22 = load i5 %inB_9_addr_22"   --->   Operation 1280 'load' 'inB_9_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 1281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i10 %mul_ln870_19, i10 %mul_ln870_18"   --->   Operation 1281 'add' 'add_ln870_4' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1282 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_5 = add i10 %add_ln870_4, i10 %mul_ln870_17"   --->   Operation 1282 'add' 'add_ln870_5' <Predicate = (!icmp_ln1057)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.36>
ST_13 : Operation 1283 [1/2] (1.14ns)   --->   "%inB_8_load_21 = load i5 %inB_8_addr_21"   --->   Operation 1283 'load' 'inB_8_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1284 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1284 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_13 : Operation 1285 [1/2] (1.14ns)   --->   "%inB_7_load_21 = load i5 %inB_7_addr_21"   --->   Operation 1285 'load' 'inB_7_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1286 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1286 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_13 : Operation 1287 [1/2] (1.14ns)   --->   "%inB_6_load_21 = load i5 %inB_6_addr_21"   --->   Operation 1287 'load' 'inB_6_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1288 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1288 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_13 : Operation 1289 [1/2] (1.14ns)   --->   "%inB_5_load_21 = load i5 %inB_5_addr_21"   --->   Operation 1289 'load' 'inB_5_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1290 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1290 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_13 : Operation 1291 [1/2] (1.14ns)   --->   "%inB_4_load_21 = load i5 %inB_4_addr_21"   --->   Operation 1291 'load' 'inB_4_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1292 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1292 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_13 : Operation 1293 [1/2] (1.14ns)   --->   "%inB_3_load_21 = load i5 %inB_3_addr_21"   --->   Operation 1293 'load' 'inB_3_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1294 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1294 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_13 : Operation 1295 [1/2] (1.14ns)   --->   "%inB_2_load_21 = load i5 %inB_2_addr_21"   --->   Operation 1295 'load' 'inB_2_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1296 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1296 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_13 : Operation 1297 [1/2] (1.14ns)   --->   "%inB_1_load_21 = load i5 %inB_1_addr_21"   --->   Operation 1297 'load' 'inB_1_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1298 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1298 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_13 : Operation 1299 [1/2] (1.14ns)   --->   "%inB_0_load_21 = load i5 %inB_0_addr_21"   --->   Operation 1299 'load' 'inB_0_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1300 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.21"   --->   Operation 1300 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_13 : Operation 1301 [1/2] (1.14ns)   --->   "%inB_9_load_21 = load i5 %inB_9_addr_21"   --->   Operation 1301 'load' 'inB_9_load_21' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1302 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.21"   --->   Operation 1302 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_13 : Operation 1303 [1/1] (0.00ns)   --->   "%phi_ln870_21 = phi i32 %inB_0_load_21, void %V1.i8.i782.case.0.21, i32 %inB_1_load_21, void %V1.i8.i782.case.1.21, i32 %inB_2_load_21, void %V1.i8.i782.case.2.21, i32 %inB_3_load_21, void %V1.i8.i782.case.3.21, i32 %inB_4_load_21, void %V1.i8.i782.case.4.21, i32 %inB_5_load_21, void %V1.i8.i782.case.5.21, i32 %inB_6_load_21, void %V1.i8.i782.case.6.21, i32 %inB_7_load_21, void %V1.i8.i782.case.7.21, i32 %inB_8_load_21, void %V1.i8.i782.case.8.21, i32 %inB_9_load_21, void %V1.i8.i782.case.9.21"   --->   Operation 1303 'phi' 'phi_ln870_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1304 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %phi_ln870_21"   --->   Operation 1304 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1305 [1/1] (2.91ns)   --->   "%mul_ln870_21 = mul i10 %empty_32, i10 %trunc_ln870_21"   --->   Operation 1305 'mul' 'mul_ln870_21' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1306 [1/2] (1.14ns)   --->   "%inB_8_load_22 = load i5 %inB_8_addr_22"   --->   Operation 1306 'load' 'inB_8_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1307 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1307 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 8)> <Delay = 0.95>
ST_13 : Operation 1308 [1/2] (1.14ns)   --->   "%inB_7_load_22 = load i5 %inB_7_addr_22"   --->   Operation 1308 'load' 'inB_7_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1309 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1309 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 7)> <Delay = 0.95>
ST_13 : Operation 1310 [1/2] (1.14ns)   --->   "%inB_6_load_22 = load i5 %inB_6_addr_22"   --->   Operation 1310 'load' 'inB_6_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1311 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1311 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 6)> <Delay = 0.95>
ST_13 : Operation 1312 [1/2] (1.14ns)   --->   "%inB_5_load_22 = load i5 %inB_5_addr_22"   --->   Operation 1312 'load' 'inB_5_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1313 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1313 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 5)> <Delay = 0.95>
ST_13 : Operation 1314 [1/2] (1.14ns)   --->   "%inB_4_load_22 = load i5 %inB_4_addr_22"   --->   Operation 1314 'load' 'inB_4_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1315 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1315 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 4)> <Delay = 0.95>
ST_13 : Operation 1316 [1/2] (1.14ns)   --->   "%inB_3_load_22 = load i5 %inB_3_addr_22"   --->   Operation 1316 'load' 'inB_3_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1317 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1317 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 3)> <Delay = 0.95>
ST_13 : Operation 1318 [1/2] (1.14ns)   --->   "%inB_2_load_22 = load i5 %inB_2_addr_22"   --->   Operation 1318 'load' 'inB_2_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1319 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1319 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 2)> <Delay = 0.95>
ST_13 : Operation 1320 [1/2] (1.14ns)   --->   "%inB_1_load_22 = load i5 %inB_1_addr_22"   --->   Operation 1320 'load' 'inB_1_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1321 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1321 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 1)> <Delay = 0.95>
ST_13 : Operation 1322 [1/2] (1.14ns)   --->   "%inB_0_load_22 = load i5 %inB_0_addr_22"   --->   Operation 1322 'load' 'inB_0_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1323 [1/1] (0.95ns)   --->   "%br_ln225 = br void %V1.i8.i782.exit.22"   --->   Operation 1323 'br' 'br_ln225' <Predicate = (!icmp_ln1057 & select_ln1057 == 0)> <Delay = 0.95>
ST_13 : Operation 1324 [1/2] (1.14ns)   --->   "%inB_9_load_22 = load i5 %inB_9_addr_22"   --->   Operation 1324 'load' 'inB_9_load_22' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 1325 [1/1] (0.95ns)   --->   "%br_ln0 = br void %V1.i8.i782.exit.22"   --->   Operation 1325 'br' 'br_ln0' <Predicate = (!icmp_ln1057 & select_ln1057 != 0 & select_ln1057 != 1 & select_ln1057 != 2 & select_ln1057 != 3 & select_ln1057 != 4 & select_ln1057 != 5 & select_ln1057 != 6 & select_ln1057 != 7 & select_ln1057 != 8)> <Delay = 0.95>
ST_13 : Operation 1326 [1/1] (0.00ns)   --->   "%phi_ln870_22 = phi i32 %inB_0_load_22, void %V1.i8.i782.case.0.22, i32 %inB_1_load_22, void %V1.i8.i782.case.1.22, i32 %inB_2_load_22, void %V1.i8.i782.case.2.22, i32 %inB_3_load_22, void %V1.i8.i782.case.3.22, i32 %inB_4_load_22, void %V1.i8.i782.case.4.22, i32 %inB_5_load_22, void %V1.i8.i782.case.5.22, i32 %inB_6_load_22, void %V1.i8.i782.case.6.22, i32 %inB_7_load_22, void %V1.i8.i782.case.7.22, i32 %inB_8_load_22, void %V1.i8.i782.case.8.22, i32 %inB_9_load_22, void %V1.i8.i782.case.9.22"   --->   Operation 1326 'phi' 'phi_ln870_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1327 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %phi_ln870_22"   --->   Operation 1327 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1328 [1/1] (2.91ns)   --->   "%mul_ln870_22 = mul i10 %empty_33, i10 %trunc_ln870_22"   --->   Operation 1328 'mul' 'mul_ln870_22' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1329 [1/1] (1.34ns)   --->   "%add_ln870_2 = add i10 %mul_ln870_22, i10 %mul_ln870_20"   --->   Operation 1329 'add' 'add_ln870_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_3 = add i10 %add_ln870_2, i10 %mul_ln870_21"   --->   Operation 1330 'add' 'add_ln870_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1331 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_6 = add i10 %add_ln870_5, i10 %add_ln870_3"   --->   Operation 1331 'add' 'add_ln870_6' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_12 = add i10 %add_ln870_11, i10 %add_ln870_6"   --->   Operation 1332 'add' 'add_ln870_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1333 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln870_24 = add i10 %add_ln870_23, i10 %add_ln870_12"   --->   Operation 1333 'add' 'add_ln870_24' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1334 'zext' 'zext_ln26_9' <Predicate = (select_ln1057 == 8)> <Delay = 0.00>
ST_14 : Operation 1335 [1/1] (0.00ns)   --->   "%out_8_addr = getelementptr i32 %out_8, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1335 'getelementptr' 'out_8_addr' <Predicate = (select_ln1057 == 8)> <Delay = 0.00>
ST_14 : Operation 1336 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_8_addr, i32 %zext_ln26_9, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1336 'store' 'store_ln26' <Predicate = (select_ln1057 == 8)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1337 'zext' 'zext_ln26_8' <Predicate = (select_ln1057 == 7)> <Delay = 0.00>
ST_14 : Operation 1338 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1338 'getelementptr' 'out_7_addr' <Predicate = (select_ln1057 == 7)> <Delay = 0.00>
ST_14 : Operation 1339 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_7_addr, i32 %zext_ln26_8, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1339 'store' 'store_ln26' <Predicate = (select_ln1057 == 7)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1340 'zext' 'zext_ln26_7' <Predicate = (select_ln1057 == 6)> <Delay = 0.00>
ST_14 : Operation 1341 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1341 'getelementptr' 'out_6_addr' <Predicate = (select_ln1057 == 6)> <Delay = 0.00>
ST_14 : Operation 1342 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_6_addr, i32 %zext_ln26_7, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1342 'store' 'store_ln26' <Predicate = (select_ln1057 == 6)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1343 'zext' 'zext_ln26_6' <Predicate = (select_ln1057 == 5)> <Delay = 0.00>
ST_14 : Operation 1344 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1344 'getelementptr' 'out_5_addr' <Predicate = (select_ln1057 == 5)> <Delay = 0.00>
ST_14 : Operation 1345 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_5_addr, i32 %zext_ln26_6, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1345 'store' 'store_ln26' <Predicate = (select_ln1057 == 5)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1346 'zext' 'zext_ln26_5' <Predicate = (select_ln1057 == 4)> <Delay = 0.00>
ST_14 : Operation 1347 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1347 'getelementptr' 'out_4_addr' <Predicate = (select_ln1057 == 4)> <Delay = 0.00>
ST_14 : Operation 1348 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_4_addr, i32 %zext_ln26_5, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1348 'store' 'store_ln26' <Predicate = (select_ln1057 == 4)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1349 'zext' 'zext_ln26_4' <Predicate = (select_ln1057 == 3)> <Delay = 0.00>
ST_14 : Operation 1350 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1350 'getelementptr' 'out_3_addr' <Predicate = (select_ln1057 == 3)> <Delay = 0.00>
ST_14 : Operation 1351 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_3_addr, i32 %zext_ln26_4, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1351 'store' 'store_ln26' <Predicate = (select_ln1057 == 3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1352 'zext' 'zext_ln26_3' <Predicate = (select_ln1057 == 2)> <Delay = 0.00>
ST_14 : Operation 1353 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1353 'getelementptr' 'out_2_addr' <Predicate = (select_ln1057 == 2)> <Delay = 0.00>
ST_14 : Operation 1354 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_2_addr, i32 %zext_ln26_3, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1354 'store' 'store_ln26' <Predicate = (select_ln1057 == 2)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1355 'zext' 'zext_ln26_2' <Predicate = (select_ln1057 == 1)> <Delay = 0.00>
ST_14 : Operation 1356 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1356 'getelementptr' 'out_1_addr' <Predicate = (select_ln1057 == 1)> <Delay = 0.00>
ST_14 : Operation 1357 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_1_addr, i32 %zext_ln26_2, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1357 'store' 'store_ln26' <Predicate = (select_ln1057 == 1)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1358 'zext' 'zext_ln26_1' <Predicate = (select_ln1057 == 0)> <Delay = 0.00>
ST_14 : Operation 1359 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1359 'getelementptr' 'out_0_addr' <Predicate = (select_ln1057 == 0)> <Delay = 0.00>
ST_14 : Operation 1360 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_0_addr, i32 %zext_ln26_1, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1360 'store' 'store_ln26' <Predicate = (select_ln1057 == 0)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %add_ln870_24" [arr_mult_2d.cpp:26]   --->   Operation 1361 'zext' 'zext_ln26' <Predicate = (select_ln1057 == 15) | (select_ln1057 == 14) | (select_ln1057 == 13) | (select_ln1057 == 12) | (select_ln1057 == 11) | (select_ln1057 == 10) | (select_ln1057 == 9)> <Delay = 0.00>
ST_14 : Operation 1362 [1/1] (0.00ns)   --->   "%out_9_addr = getelementptr i32 %out_9, i64 0, i64 %zext_ln1057" [arr_mult_2d.cpp:26]   --->   Operation 1362 'getelementptr' 'out_9_addr' <Predicate = (select_ln1057 == 15) | (select_ln1057 == 14) | (select_ln1057 == 13) | (select_ln1057 == 12) | (select_ln1057 == 11) | (select_ln1057 == 10) | (select_ln1057 == 9)> <Delay = 0.00>
ST_14 : Operation 1363 [1/1] (1.14ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.p0i32, i5 %out_9_addr, i32 %zext_ln26, i4 7" [arr_mult_2d.cpp:26]   --->   Operation 1363 'store' 'store_ln26' <Predicate = (select_ln1057 == 15) | (select_ln1057 == 14) | (select_ln1057 == 13) | (select_ln1057 == 12) | (select_ln1057 == 11) | (select_ln1057 == 10) | (select_ln1057 == 9)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	'alloca' operation ('i.V') [46]  (0 ns)
	'load' operation ('i_V_load') on local variable 'i.V' [400]  (0 ns)
	'add' operation ('add_ln870') [405]  (1.1 ns)
	'select' operation ('select_ln1057_1') [406]  (0.625 ns)
	'getelementptr' operation ('inA_23_addr') [410]  (0 ns)
	'load' operation ('inA_23_load') on array 'inA_23' [411]  (1.15 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	'load' operation ('inB_8_load_9') on array 'inB_8' [785]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_9') with incoming values : ('inB_8_load_9') ('inB_7_load_9') ('inB_6_load_9') ('inB_5_load_9') ('inB_4_load_9') ('inB_3_load_9') ('inB_2_load_9') ('inB_1_load_9') ('inB_0_load_9') ('inB_9_load_9') [815]  (0.957 ns)
	'phi' operation ('phi_ln870_9') with incoming values : ('inB_8_load_9') ('inB_7_load_9') ('inB_6_load_9') ('inB_5_load_9') ('inB_4_load_9') ('inB_3_load_9') ('inB_2_load_9') ('inB_1_load_9') ('inB_0_load_9') ('inB_9_load_9') [815]  (0 ns)
	'mul' operation ('mul_ln870_9') [817]  (2.91 ns)

 <State 3>: 5.02ns
The critical path consists of the following:
	'load' operation ('inB_8_load_1') on array 'inB_8' [497]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_1') with incoming values : ('inB_8_load_1') ('inB_7_load_1') ('inB_6_load_1') ('inB_5_load_1') ('inB_4_load_1') ('inB_3_load_1') ('inB_2_load_1') ('inB_1_load_1') ('inB_0_load_1') ('inB_9_load_1') [527]  (0.957 ns)
	'phi' operation ('phi_ln870_1') with incoming values : ('inB_8_load_1') ('inB_7_load_1') ('inB_6_load_1') ('inB_5_load_1') ('inB_4_load_1') ('inB_3_load_1') ('inB_2_load_1') ('inB_1_load_1') ('inB_0_load_1') ('inB_9_load_1') [527]  (0 ns)
	'mul' operation ('mul_ln870_1') [529]  (2.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'load' operation ('inB_8_load_2') on array 'inB_8' [533]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_2') with incoming values : ('inB_8_load_2') ('inB_7_load_2') ('inB_6_load_2') ('inB_5_load_2') ('inB_4_load_2') ('inB_3_load_2') ('inB_2_load_2') ('inB_1_load_2') ('inB_0_load_2') ('inB_9_load_2') [563]  (0.957 ns)
	'phi' operation ('phi_ln870_2') with incoming values : ('inB_8_load_2') ('inB_7_load_2') ('inB_6_load_2') ('inB_5_load_2') ('inB_4_load_2') ('inB_3_load_2') ('inB_2_load_2') ('inB_1_load_2') ('inB_0_load_2') ('inB_9_load_2') [563]  (0 ns)
	'mul' operation ('mul_ln870_2') [565]  (2.91 ns)
	'add' operation ('add_ln870_13') [1333]  (0 ns)
	'add' operation ('add_ln870_14') [1334]  (1.96 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'load' operation ('inB_8_load_4') on array 'inB_8' [605]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_4') with incoming values : ('inB_8_load_4') ('inB_7_load_4') ('inB_6_load_4') ('inB_5_load_4') ('inB_4_load_4') ('inB_3_load_4') ('inB_2_load_4') ('inB_1_load_4') ('inB_0_load_4') ('inB_9_load_4') [635]  (0.957 ns)
	'phi' operation ('phi_ln870_4') with incoming values : ('inB_8_load_4') ('inB_7_load_4') ('inB_6_load_4') ('inB_5_load_4') ('inB_4_load_4') ('inB_3_load_4') ('inB_2_load_4') ('inB_1_load_4') ('inB_0_load_4') ('inB_9_load_4') [635]  (0 ns)
	'mul' operation ('mul_ln870_4') [637]  (2.91 ns)
	'add' operation ('add_ln870_16') [1336]  (1.96 ns)

 <State 6>: 5.02ns
The critical path consists of the following:
	'load' operation ('inB_8_load_6') on array 'inB_8' [677]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_6') with incoming values : ('inB_8_load_6') ('inB_7_load_6') ('inB_6_load_6') ('inB_5_load_6') ('inB_4_load_6') ('inB_3_load_6') ('inB_2_load_6') ('inB_1_load_6') ('inB_0_load_6') ('inB_9_load_6') [707]  (0.957 ns)
	'phi' operation ('phi_ln870_6') with incoming values : ('inB_8_load_6') ('inB_7_load_6') ('inB_6_load_6') ('inB_5_load_6') ('inB_4_load_6') ('inB_3_load_6') ('inB_2_load_6') ('inB_1_load_6') ('inB_0_load_6') ('inB_9_load_6') [707]  (0 ns)
	'mul' operation ('mul_ln870_6') [709]  (2.91 ns)

 <State 7>: 6.36ns
The critical path consists of the following:
	'load' operation ('inB_8_load_8') on array 'inB_8' [749]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_8') with incoming values : ('inB_8_load_8') ('inB_7_load_8') ('inB_6_load_8') ('inB_5_load_8') ('inB_4_load_8') ('inB_3_load_8') ('inB_2_load_8') ('inB_1_load_8') ('inB_0_load_8') ('inB_9_load_8') [779]  (0.957 ns)
	'phi' operation ('phi_ln870_8') with incoming values : ('inB_8_load_8') ('inB_7_load_8') ('inB_6_load_8') ('inB_5_load_8') ('inB_4_load_8') ('inB_3_load_8') ('inB_2_load_8') ('inB_1_load_8') ('inB_0_load_8') ('inB_9_load_8') [779]  (0 ns)
	'mul' operation ('mul_ln870_8') [781]  (2.91 ns)
	'add' operation ('add_ln870_18') [1338]  (1.35 ns)

 <State 8>: 5.02ns
The critical path consists of the following:
	'load' operation ('inB_8_load_12') on array 'inB_8' [893]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_12') with incoming values : ('inB_8_load_12') ('inB_7_load_12') ('inB_6_load_12') ('inB_5_load_12') ('inB_4_load_12') ('inB_3_load_12') ('inB_2_load_12') ('inB_1_load_12') ('inB_0_load_12') ('inB_9_load_12') [923]  (0.957 ns)
	'phi' operation ('phi_ln870_12') with incoming values : ('inB_8_load_12') ('inB_7_load_12') ('inB_6_load_12') ('inB_5_load_12') ('inB_4_load_12') ('inB_3_load_12') ('inB_2_load_12') ('inB_1_load_12') ('inB_0_load_12') ('inB_9_load_12') [923]  (0 ns)
	'mul' operation ('mul_ln870_12') [925]  (2.91 ns)

 <State 9>: 6.36ns
The critical path consists of the following:
	'load' operation ('inB_8_load_13') on array 'inB_8' [929]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_13') with incoming values : ('inB_8_load_13') ('inB_7_load_13') ('inB_6_load_13') ('inB_5_load_13') ('inB_4_load_13') ('inB_3_load_13') ('inB_2_load_13') ('inB_1_load_13') ('inB_0_load_13') ('inB_9_load_13') [959]  (0.957 ns)
	'phi' operation ('phi_ln870_13') with incoming values : ('inB_8_load_13') ('inB_7_load_13') ('inB_6_load_13') ('inB_5_load_13') ('inB_4_load_13') ('inB_3_load_13') ('inB_2_load_13') ('inB_1_load_13') ('inB_0_load_13') ('inB_9_load_13') [959]  (0 ns)
	'mul' operation ('mul_ln870_13') [961]  (2.91 ns)
	'add' operation ('add_ln870_7') [1327]  (1.35 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'load' operation ('inB_8_load_15') on array 'inB_8' [1001]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_15') with incoming values : ('inB_8_load_15') ('inB_7_load_15') ('inB_6_load_15') ('inB_5_load_15') ('inB_4_load_15') ('inB_3_load_15') ('inB_2_load_15') ('inB_1_load_15') ('inB_0_load_15') ('inB_9_load_15') [1031]  (0.957 ns)
	'phi' operation ('phi_ln870_15') with incoming values : ('inB_8_load_15') ('inB_7_load_15') ('inB_6_load_15') ('inB_5_load_15') ('inB_4_load_15') ('inB_3_load_15') ('inB_2_load_15') ('inB_1_load_15') ('inB_0_load_15') ('inB_9_load_15') [1031]  (0 ns)
	'mul' operation ('mul_ln870_15') [1033]  (2.91 ns)
	'add' operation ('add_ln870_9') [1329]  (0 ns)
	'add' operation ('add_ln870_10') [1330]  (1.96 ns)

 <State 11>: 5.02ns
The critical path consists of the following:
	'load' operation ('inB_8_load_17') on array 'inB_8' [1073]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_17') with incoming values : ('inB_8_load_17') ('inB_7_load_17') ('inB_6_load_17') ('inB_5_load_17') ('inB_4_load_17') ('inB_3_load_17') ('inB_2_load_17') ('inB_1_load_17') ('inB_0_load_17') ('inB_9_load_17') [1103]  (0.957 ns)
	'phi' operation ('phi_ln870_17') with incoming values : ('inB_8_load_17') ('inB_7_load_17') ('inB_6_load_17') ('inB_5_load_17') ('inB_4_load_17') ('inB_3_load_17') ('inB_2_load_17') ('inB_1_load_17') ('inB_0_load_17') ('inB_9_load_17') [1103]  (0 ns)
	'mul' operation ('mul_ln870_17') [1105]  (2.91 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'load' operation ('inB_8_load_19') on array 'inB_8' [1145]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_19') with incoming values : ('inB_8_load_19') ('inB_7_load_19') ('inB_6_load_19') ('inB_5_load_19') ('inB_4_load_19') ('inB_3_load_19') ('inB_2_load_19') ('inB_1_load_19') ('inB_0_load_19') ('inB_9_load_19') [1175]  (0.957 ns)
	'phi' operation ('phi_ln870_19') with incoming values : ('inB_8_load_19') ('inB_7_load_19') ('inB_6_load_19') ('inB_5_load_19') ('inB_4_load_19') ('inB_3_load_19') ('inB_2_load_19') ('inB_1_load_19') ('inB_0_load_19') ('inB_9_load_19') [1175]  (0 ns)
	'mul' operation ('mul_ln870_19') [1177]  (2.91 ns)
	'add' operation ('add_ln870_4') [1324]  (0 ns)
	'add' operation ('add_ln870_5') [1325]  (1.96 ns)

 <State 13>: 6.36ns
The critical path consists of the following:
	'load' operation ('inB_8_load_22') on array 'inB_8' [1253]  (1.15 ns)
	multiplexor before 'phi' operation ('phi_ln870_22') with incoming values : ('inB_8_load_22') ('inB_7_load_22') ('inB_6_load_22') ('inB_5_load_22') ('inB_4_load_22') ('inB_3_load_22') ('inB_2_load_22') ('inB_1_load_22') ('inB_0_load_22') ('inB_9_load_22') [1283]  (0.957 ns)
	'phi' operation ('phi_ln870_22') with incoming values : ('inB_8_load_22') ('inB_7_load_22') ('inB_6_load_22') ('inB_5_load_22') ('inB_4_load_22') ('inB_3_load_22') ('inB_2_load_22') ('inB_1_load_22') ('inB_0_load_22') ('inB_9_load_22') [1283]  (0 ns)
	'mul' operation ('mul_ln870_22') [1285]  (2.91 ns)
	'add' operation ('add_ln870_2') [1322]  (1.35 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln870_3') [1323]  (0 ns)
	'add' operation ('add_ln870_6') [1326]  (1.96 ns)
	'add' operation ('add_ln870_12') [1332]  (0 ns)
	'add' operation ('add_ln870_24') [1344]  (1.96 ns)
	'store' operation ('store_ln26', arr_mult_2d.cpp:26) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'out_8' [1349]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
