|top
clk => clk.IN1
rst => rst.IN1
pllrst => ~NO_FANOUT~
oled[0] <= oled.DB_MAX_OUTPUT_PORT_TYPE
oled[1] <= <VCC>
oled[2] <= <VCC>
oled[3] <= <VCC>
oseg[0] <= SEG7_LUT_4:u1.oSEG
oseg[1] <= SEG7_LUT_4:u1.oSEG
oseg[2] <= SEG7_LUT_4:u1.oSEG
oseg[3] <= SEG7_LUT_4:u1.oSEG
oseg[4] <= SEG7_LUT_4:u1.oSEG
oseg[5] <= SEG7_LUT_4:u1.oSEG
oseg[6] <= SEG7_LUT_4:u1.oSEG
odig[0] <= SEG7_LUT_4:u1.oDIG
odig[1] <= SEG7_LUT_4:u1.oDIG
odig[2] <= SEG7_LUT_4:u1.oDIG
odig[3] <= SEG7_LUT_4:u1.oDIG


|top|core:cpu
clk => mgpio[31][0].CLK
clk => mgpio[31][1].CLK
clk => mgpio[31][2].CLK
clk => mgpio[31][3].CLK
clk => mgpio[31][4].CLK
clk => mgpio[31][5].CLK
clk => mgpio[31][6].CLK
clk => mgpio[31][7].CLK
clk => mgpio[30][0].CLK
clk => mgpio[30][1].CLK
clk => mgpio[30][2].CLK
clk => mgpio[30][3].CLK
clk => mgpio[30][4].CLK
clk => mgpio[30][5].CLK
clk => mgpio[30][6].CLK
clk => mgpio[30][7].CLK
clk => mgpio[29][0].CLK
clk => mgpio[29][1].CLK
clk => mgpio[29][2].CLK
clk => mgpio[29][3].CLK
clk => mgpio[29][4].CLK
clk => mgpio[29][5].CLK
clk => mgpio[29][6].CLK
clk => mgpio[29][7].CLK
clk => mgpio[28][0].CLK
clk => mgpio[28][1].CLK
clk => mgpio[28][2].CLK
clk => mgpio[28][3].CLK
clk => mgpio[28][4].CLK
clk => mgpio[28][5].CLK
clk => mgpio[28][6].CLK
clk => mgpio[28][7].CLK
clk => mgpio[27][0].CLK
clk => mgpio[27][1].CLK
clk => mgpio[27][2].CLK
clk => mgpio[27][3].CLK
clk => mgpio[27][4].CLK
clk => mgpio[27][5].CLK
clk => mgpio[27][6].CLK
clk => mgpio[27][7].CLK
clk => mgpio[26][0].CLK
clk => mgpio[26][1].CLK
clk => mgpio[26][2].CLK
clk => mgpio[26][3].CLK
clk => mgpio[26][4].CLK
clk => mgpio[26][5].CLK
clk => mgpio[26][6].CLK
clk => mgpio[26][7].CLK
clk => mgpio[25][0].CLK
clk => mgpio[25][1].CLK
clk => mgpio[25][2].CLK
clk => mgpio[25][3].CLK
clk => mgpio[25][4].CLK
clk => mgpio[25][5].CLK
clk => mgpio[25][6].CLK
clk => mgpio[25][7].CLK
clk => mgpio[24][0].CLK
clk => mgpio[24][1].CLK
clk => mgpio[24][2].CLK
clk => mgpio[24][3].CLK
clk => mgpio[24][4].CLK
clk => mgpio[24][5].CLK
clk => mgpio[24][6].CLK
clk => mgpio[24][7].CLK
clk => mgpio[23][0].CLK
clk => mgpio[23][1].CLK
clk => mgpio[23][2].CLK
clk => mgpio[23][3].CLK
clk => mgpio[23][4].CLK
clk => mgpio[23][5].CLK
clk => mgpio[23][6].CLK
clk => mgpio[23][7].CLK
clk => mgpio[22][0].CLK
clk => mgpio[22][1].CLK
clk => mgpio[22][2].CLK
clk => mgpio[22][3].CLK
clk => mgpio[22][4].CLK
clk => mgpio[22][5].CLK
clk => mgpio[22][6].CLK
clk => mgpio[22][7].CLK
clk => mgpio[21][0].CLK
clk => mgpio[21][1].CLK
clk => mgpio[21][2].CLK
clk => mgpio[21][3].CLK
clk => mgpio[21][4].CLK
clk => mgpio[21][5].CLK
clk => mgpio[21][6].CLK
clk => mgpio[21][7].CLK
clk => mgpio[20][0].CLK
clk => mgpio[20][1].CLK
clk => mgpio[20][2].CLK
clk => mgpio[20][3].CLK
clk => mgpio[20][4].CLK
clk => mgpio[20][5].CLK
clk => mgpio[20][6].CLK
clk => mgpio[20][7].CLK
clk => mgpio[19][0].CLK
clk => mgpio[19][1].CLK
clk => mgpio[19][2].CLK
clk => mgpio[19][3].CLK
clk => mgpio[19][4].CLK
clk => mgpio[19][5].CLK
clk => mgpio[19][6].CLK
clk => mgpio[19][7].CLK
clk => mgpio[18][0].CLK
clk => mgpio[18][1].CLK
clk => mgpio[18][2].CLK
clk => mgpio[18][3].CLK
clk => mgpio[18][4].CLK
clk => mgpio[18][5].CLK
clk => mgpio[18][6].CLK
clk => mgpio[18][7].CLK
clk => mgpio[17][0].CLK
clk => mgpio[17][1].CLK
clk => mgpio[17][2].CLK
clk => mgpio[17][3].CLK
clk => mgpio[17][4].CLK
clk => mgpio[17][5].CLK
clk => mgpio[17][6].CLK
clk => mgpio[17][7].CLK
clk => mgpio[16][0].CLK
clk => mgpio[16][1].CLK
clk => mgpio[16][2].CLK
clk => mgpio[16][3].CLK
clk => mgpio[16][4].CLK
clk => mgpio[16][5].CLK
clk => mgpio[16][6].CLK
clk => mgpio[16][7].CLK
clk => mgpio[15][0].CLK
clk => mgpio[15][1].CLK
clk => mgpio[15][2].CLK
clk => mgpio[15][3].CLK
clk => mgpio[15][4].CLK
clk => mgpio[15][5].CLK
clk => mgpio[15][6].CLK
clk => mgpio[15][7].CLK
clk => mgpio[14][0].CLK
clk => mgpio[14][1].CLK
clk => mgpio[14][2].CLK
clk => mgpio[14][3].CLK
clk => mgpio[14][4].CLK
clk => mgpio[14][5].CLK
clk => mgpio[14][6].CLK
clk => mgpio[14][7].CLK
clk => mgpio[13][0].CLK
clk => mgpio[13][1].CLK
clk => mgpio[13][2].CLK
clk => mgpio[13][3].CLK
clk => mgpio[13][4].CLK
clk => mgpio[13][5].CLK
clk => mgpio[13][6].CLK
clk => mgpio[13][7].CLK
clk => mgpio[12][0].CLK
clk => mgpio[12][1].CLK
clk => mgpio[12][2].CLK
clk => mgpio[12][3].CLK
clk => mgpio[12][4].CLK
clk => mgpio[12][5].CLK
clk => mgpio[12][6].CLK
clk => mgpio[12][7].CLK
clk => mgpio[11][0].CLK
clk => mgpio[11][1].CLK
clk => mgpio[11][2].CLK
clk => mgpio[11][3].CLK
clk => mgpio[11][4].CLK
clk => mgpio[11][5].CLK
clk => mgpio[11][6].CLK
clk => mgpio[11][7].CLK
clk => mgpio[10][0].CLK
clk => mgpio[10][1].CLK
clk => mgpio[10][2].CLK
clk => mgpio[10][3].CLK
clk => mgpio[10][4].CLK
clk => mgpio[10][5].CLK
clk => mgpio[10][6].CLK
clk => mgpio[10][7].CLK
clk => mgpio[9][0].CLK
clk => mgpio[9][1].CLK
clk => mgpio[9][2].CLK
clk => mgpio[9][3].CLK
clk => mgpio[9][4].CLK
clk => mgpio[9][5].CLK
clk => mgpio[9][6].CLK
clk => mgpio[9][7].CLK
clk => mgpio[8][0].CLK
clk => mgpio[8][1].CLK
clk => mgpio[8][2].CLK
clk => mgpio[8][3].CLK
clk => mgpio[8][4].CLK
clk => mgpio[8][5].CLK
clk => mgpio[8][6].CLK
clk => mgpio[8][7].CLK
clk => mgpio[7][0].CLK
clk => mgpio[7][1].CLK
clk => mgpio[7][2].CLK
clk => mgpio[7][3].CLK
clk => mgpio[7][4].CLK
clk => mgpio[7][5].CLK
clk => mgpio[7][6].CLK
clk => mgpio[7][7].CLK
clk => mgpio[6][0].CLK
clk => mgpio[6][1].CLK
clk => mgpio[6][2].CLK
clk => mgpio[6][3].CLK
clk => mgpio[6][4].CLK
clk => mgpio[6][5].CLK
clk => mgpio[6][6].CLK
clk => mgpio[6][7].CLK
clk => mgpio[5][0].CLK
clk => mgpio[5][1].CLK
clk => mgpio[5][2].CLK
clk => mgpio[5][3].CLK
clk => mgpio[5][4].CLK
clk => mgpio[5][5].CLK
clk => mgpio[5][6].CLK
clk => mgpio[5][7].CLK
clk => mgpio[4][0].CLK
clk => mgpio[4][1].CLK
clk => mgpio[4][2].CLK
clk => mgpio[4][3].CLK
clk => mgpio[4][4].CLK
clk => mgpio[4][5].CLK
clk => mgpio[4][6].CLK
clk => mgpio[4][7].CLK
clk => mgpio[3][0].CLK
clk => mgpio[3][1].CLK
clk => mgpio[3][2].CLK
clk => mgpio[3][3].CLK
clk => mgpio[3][4].CLK
clk => mgpio[3][5].CLK
clk => mgpio[3][6].CLK
clk => mgpio[3][7].CLK
clk => mgpio[2][0].CLK
clk => mgpio[2][1].CLK
clk => mgpio[2][2].CLK
clk => mgpio[2][3].CLK
clk => mgpio[2][4].CLK
clk => mgpio[2][5].CLK
clk => mgpio[2][6].CLK
clk => mgpio[2][7].CLK
clk => mgpio[1][0].CLK
clk => mgpio[1][1].CLK
clk => mgpio[1][2].CLK
clk => mgpio[1][3].CLK
clk => mgpio[1][4].CLK
clk => mgpio[1][5].CLK
clk => mgpio[1][6].CLK
clk => mgpio[1][7].CLK
clk => mgpio[0][0].CLK
clk => mgpio[0][1].CLK
clk => mgpio[0][2].CLK
clk => mgpio[0][3].CLK
clk => mgpio[0][4].CLK
clk => mgpio[0][5].CLK
clk => mgpio[0][6].CLK
clk => mgpio[0][7].CLK
clk => sta_wren.CLK
clk => sta_data[0].CLK
clk => sta_data[1].CLK
clk => sta_data[2].CLK
clk => sta_data[3].CLK
clk => sta_data[4].CLK
clk => sta_data[5].CLK
clk => sta_data[6].CLK
clk => sta_data[7].CLK
clk => sta_addr[0].CLK
clk => sta_addr[1].CLK
clk => sta_addr[2].CLK
clk => sta_addr[3].CLK
clk => sta_addr[4].CLK
clk => sta_addr[5].CLK
clk => sta_addr[6].CLK
clk => sta_addr[7].CLK
clk => tempA[0].CLK
clk => tempA[1].CLK
clk => tempA[2].CLK
clk => tempA[3].CLK
clk => tempA[4].CLK
clk => tempA[5].CLK
clk => tempA[6].CLK
clk => tempA[7].CLK
clk => regf[0].CLK
clk => regf[1].CLK
clk => regf[2].CLK
clk => regf[3].CLK
clk => regf[4].CLK
clk => regf[5].CLK
clk => regf[6].CLK
clk => regf[7].CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => fp[0].CLK
clk => fp[1].CLK
clk => fp[2].CLK
clk => fp[3].CLK
clk => fp[4].CLK
clk => fp[5].CLK
clk => fp[6].CLK
clk => fp[7].CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => not_ready.CLK
clk => core_step~4.DATAIN
clk => ready_step~2.DATAIN
clk => rom_ram_clk.IN3
rst => sta_wren.OUTPUTSELECT
rst => sta_data[0].OUTPUTSELECT
rst => sta_data[1].OUTPUTSELECT
rst => sta_data[2].OUTPUTSELECT
rst => sta_data[3].OUTPUTSELECT
rst => sta_data[4].OUTPUTSELECT
rst => sta_data[5].OUTPUTSELECT
rst => sta_data[6].OUTPUTSELECT
rst => sta_data[7].OUTPUTSELECT
rst => sta_addr[0].OUTPUTSELECT
rst => sta_addr[1].OUTPUTSELECT
rst => sta_addr[2].OUTPUTSELECT
rst => sta_addr[3].OUTPUTSELECT
rst => sta_addr[4].OUTPUTSELECT
rst => sta_addr[5].OUTPUTSELECT
rst => sta_addr[6].OUTPUTSELECT
rst => sta_addr[7].OUTPUTSELECT
rst => pc[0].OUTPUTSELECT
rst => pc[1].OUTPUTSELECT
rst => pc[2].OUTPUTSELECT
rst => pc[3].OUTPUTSELECT
rst => pc[4].OUTPUTSELECT
rst => pc[5].OUTPUTSELECT
rst => pc[6].OUTPUTSELECT
rst => pc[7].OUTPUTSELECT
rst => core_step.0010.OUTPUTSELECT
rst => core_step.0001.OUTPUTSELECT
rst => core_step.0000.OUTPUTSELECT
rst => not_ready.PRESET
rst => ready_step~4.DATAIN
rst => mgpio[31][0].ENA
rst => sp[7].ENA
rst => sp[6].ENA
rst => sp[5].ENA
rst => sp[4].ENA
rst => sp[3].ENA
rst => sp[2].ENA
rst => sp[1].ENA
rst => sp[0].ENA
rst => fp[7].ENA
rst => fp[6].ENA
rst => fp[5].ENA
rst => fp[4].ENA
rst => fp[3].ENA
rst => fp[2].ENA
rst => fp[1].ENA
rst => fp[0].ENA
rst => regf[7].ENA
rst => regf[6].ENA
rst => regf[5].ENA
rst => regf[4].ENA
rst => regf[3].ENA
rst => regf[2].ENA
rst => regf[1].ENA
rst => regf[0].ENA
rst => tempA[7].ENA
rst => tempA[6].ENA
rst => tempA[5].ENA
rst => tempA[4].ENA
rst => tempA[3].ENA
rst => tempA[2].ENA
rst => tempA[1].ENA
rst => tempA[0].ENA
rst => mgpio[0][7].ENA
rst => mgpio[0][6].ENA
rst => mgpio[0][5].ENA
rst => mgpio[0][4].ENA
rst => mgpio[0][3].ENA
rst => mgpio[0][2].ENA
rst => mgpio[0][1].ENA
rst => mgpio[0][0].ENA
rst => mgpio[1][7].ENA
rst => mgpio[1][6].ENA
rst => mgpio[1][5].ENA
rst => mgpio[1][4].ENA
rst => mgpio[1][3].ENA
rst => mgpio[1][2].ENA
rst => mgpio[1][1].ENA
rst => mgpio[1][0].ENA
rst => mgpio[2][7].ENA
rst => mgpio[2][6].ENA
rst => mgpio[2][5].ENA
rst => mgpio[2][4].ENA
rst => mgpio[2][3].ENA
rst => mgpio[2][2].ENA
rst => mgpio[2][1].ENA
rst => mgpio[2][0].ENA
rst => mgpio[3][7].ENA
rst => mgpio[3][6].ENA
rst => mgpio[3][5].ENA
rst => mgpio[3][4].ENA
rst => mgpio[3][3].ENA
rst => mgpio[3][2].ENA
rst => mgpio[3][1].ENA
rst => mgpio[3][0].ENA
rst => mgpio[4][7].ENA
rst => mgpio[4][6].ENA
rst => mgpio[4][5].ENA
rst => mgpio[4][4].ENA
rst => mgpio[4][3].ENA
rst => mgpio[4][2].ENA
rst => mgpio[4][1].ENA
rst => mgpio[4][0].ENA
rst => mgpio[5][7].ENA
rst => mgpio[5][6].ENA
rst => mgpio[5][5].ENA
rst => mgpio[5][4].ENA
rst => mgpio[5][3].ENA
rst => mgpio[5][2].ENA
rst => mgpio[5][1].ENA
rst => mgpio[5][0].ENA
rst => mgpio[6][7].ENA
rst => mgpio[6][6].ENA
rst => mgpio[6][5].ENA
rst => mgpio[6][4].ENA
rst => mgpio[6][3].ENA
rst => mgpio[6][2].ENA
rst => mgpio[6][1].ENA
rst => mgpio[6][0].ENA
rst => mgpio[7][7].ENA
rst => mgpio[7][6].ENA
rst => mgpio[7][5].ENA
rst => mgpio[7][4].ENA
rst => mgpio[7][3].ENA
rst => mgpio[7][2].ENA
rst => mgpio[7][1].ENA
rst => mgpio[7][0].ENA
rst => mgpio[8][7].ENA
rst => mgpio[8][6].ENA
rst => mgpio[8][5].ENA
rst => mgpio[8][4].ENA
rst => mgpio[8][3].ENA
rst => mgpio[8][2].ENA
rst => mgpio[8][1].ENA
rst => mgpio[8][0].ENA
rst => mgpio[9][7].ENA
rst => mgpio[9][6].ENA
rst => mgpio[9][5].ENA
rst => mgpio[9][4].ENA
rst => mgpio[9][3].ENA
rst => mgpio[9][2].ENA
rst => mgpio[9][1].ENA
rst => mgpio[9][0].ENA
rst => mgpio[10][7].ENA
rst => mgpio[10][6].ENA
rst => mgpio[10][5].ENA
rst => mgpio[10][4].ENA
rst => mgpio[10][3].ENA
rst => mgpio[10][2].ENA
rst => mgpio[10][1].ENA
rst => mgpio[10][0].ENA
rst => mgpio[11][7].ENA
rst => mgpio[11][6].ENA
rst => mgpio[11][5].ENA
rst => mgpio[11][4].ENA
rst => mgpio[11][3].ENA
rst => mgpio[11][2].ENA
rst => mgpio[11][1].ENA
rst => mgpio[11][0].ENA
rst => mgpio[12][7].ENA
rst => mgpio[12][6].ENA
rst => mgpio[12][5].ENA
rst => mgpio[12][4].ENA
rst => mgpio[12][3].ENA
rst => mgpio[12][2].ENA
rst => mgpio[12][1].ENA
rst => mgpio[12][0].ENA
rst => mgpio[13][7].ENA
rst => mgpio[13][6].ENA
rst => mgpio[13][5].ENA
rst => mgpio[13][4].ENA
rst => mgpio[13][3].ENA
rst => mgpio[13][2].ENA
rst => mgpio[13][1].ENA
rst => mgpio[13][0].ENA
rst => mgpio[14][7].ENA
rst => mgpio[14][6].ENA
rst => mgpio[14][5].ENA
rst => mgpio[14][4].ENA
rst => mgpio[14][3].ENA
rst => mgpio[14][2].ENA
rst => mgpio[14][1].ENA
rst => mgpio[14][0].ENA
rst => mgpio[15][7].ENA
rst => mgpio[15][6].ENA
rst => mgpio[15][5].ENA
rst => mgpio[15][4].ENA
rst => mgpio[15][3].ENA
rst => mgpio[15][2].ENA
rst => mgpio[15][1].ENA
rst => mgpio[15][0].ENA
rst => mgpio[16][7].ENA
rst => mgpio[16][6].ENA
rst => mgpio[16][5].ENA
rst => mgpio[16][4].ENA
rst => mgpio[16][3].ENA
rst => mgpio[16][2].ENA
rst => mgpio[16][1].ENA
rst => mgpio[16][0].ENA
rst => mgpio[17][7].ENA
rst => mgpio[17][6].ENA
rst => mgpio[17][5].ENA
rst => mgpio[17][4].ENA
rst => mgpio[17][3].ENA
rst => mgpio[17][2].ENA
rst => mgpio[17][1].ENA
rst => mgpio[17][0].ENA
rst => mgpio[18][7].ENA
rst => mgpio[18][6].ENA
rst => mgpio[18][5].ENA
rst => mgpio[18][4].ENA
rst => mgpio[18][3].ENA
rst => mgpio[18][2].ENA
rst => mgpio[18][1].ENA
rst => mgpio[18][0].ENA
rst => mgpio[19][7].ENA
rst => mgpio[19][6].ENA
rst => mgpio[19][5].ENA
rst => mgpio[19][4].ENA
rst => mgpio[19][3].ENA
rst => mgpio[19][2].ENA
rst => mgpio[19][1].ENA
rst => mgpio[19][0].ENA
rst => mgpio[20][7].ENA
rst => mgpio[20][6].ENA
rst => mgpio[20][5].ENA
rst => mgpio[20][4].ENA
rst => mgpio[20][3].ENA
rst => mgpio[20][2].ENA
rst => mgpio[20][1].ENA
rst => mgpio[20][0].ENA
rst => mgpio[21][7].ENA
rst => mgpio[21][6].ENA
rst => mgpio[21][5].ENA
rst => mgpio[21][4].ENA
rst => mgpio[21][3].ENA
rst => mgpio[21][2].ENA
rst => mgpio[21][1].ENA
rst => mgpio[21][0].ENA
rst => mgpio[22][7].ENA
rst => mgpio[22][6].ENA
rst => mgpio[22][5].ENA
rst => mgpio[22][4].ENA
rst => mgpio[22][3].ENA
rst => mgpio[22][2].ENA
rst => mgpio[22][1].ENA
rst => mgpio[22][0].ENA
rst => mgpio[23][7].ENA
rst => mgpio[23][6].ENA
rst => mgpio[23][5].ENA
rst => mgpio[23][4].ENA
rst => mgpio[23][3].ENA
rst => mgpio[23][2].ENA
rst => mgpio[23][1].ENA
rst => mgpio[23][0].ENA
rst => mgpio[24][7].ENA
rst => mgpio[24][6].ENA
rst => mgpio[24][5].ENA
rst => mgpio[24][4].ENA
rst => mgpio[24][3].ENA
rst => mgpio[24][2].ENA
rst => mgpio[24][1].ENA
rst => mgpio[24][0].ENA
rst => mgpio[25][7].ENA
rst => mgpio[25][6].ENA
rst => mgpio[25][5].ENA
rst => mgpio[25][4].ENA
rst => mgpio[25][3].ENA
rst => mgpio[25][2].ENA
rst => mgpio[25][1].ENA
rst => mgpio[25][0].ENA
rst => mgpio[26][7].ENA
rst => mgpio[26][6].ENA
rst => mgpio[26][5].ENA
rst => mgpio[26][4].ENA
rst => mgpio[26][3].ENA
rst => mgpio[26][2].ENA
rst => mgpio[26][1].ENA
rst => mgpio[26][0].ENA
rst => mgpio[27][7].ENA
rst => mgpio[27][6].ENA
rst => mgpio[27][5].ENA
rst => mgpio[27][4].ENA
rst => mgpio[27][3].ENA
rst => mgpio[27][2].ENA
rst => mgpio[27][1].ENA
rst => mgpio[27][0].ENA
rst => mgpio[28][7].ENA
rst => mgpio[28][6].ENA
rst => mgpio[28][5].ENA
rst => mgpio[28][4].ENA
rst => mgpio[28][3].ENA
rst => mgpio[28][2].ENA
rst => mgpio[28][1].ENA
rst => mgpio[28][0].ENA
rst => mgpio[29][7].ENA
rst => mgpio[29][6].ENA
rst => mgpio[29][5].ENA
rst => mgpio[29][4].ENA
rst => mgpio[29][3].ENA
rst => mgpio[29][2].ENA
rst => mgpio[29][1].ENA
rst => mgpio[29][0].ENA
rst => mgpio[30][7].ENA
rst => mgpio[30][6].ENA
rst => mgpio[30][5].ENA
rst => mgpio[30][4].ENA
rst => mgpio[30][3].ENA
rst => mgpio[30][2].ENA
rst => mgpio[30][1].ENA
rst => mgpio[30][0].ENA
rst => mgpio[31][7].ENA
rst => mgpio[31][6].ENA
rst => mgpio[31][5].ENA
rst => mgpio[31][4].ENA
rst => mgpio[31][3].ENA
rst => mgpio[31][2].ENA
rst => mgpio[31][1].ENA
gpio[0] <= mgpio[0][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[1] <= mgpio[0][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[2] <= mgpio[0][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[3] <= mgpio[0][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[4] <= mgpio[0][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[5] <= mgpio[0][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[6] <= mgpio[0][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[7] <= mgpio[0][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[8] <= mgpio[1][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[9] <= mgpio[1][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[10] <= mgpio[1][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[11] <= mgpio[1][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[12] <= mgpio[1][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[13] <= mgpio[1][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[14] <= mgpio[1][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[15] <= mgpio[1][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[16] <= mgpio[2][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[17] <= mgpio[2][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[18] <= mgpio[2][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[19] <= mgpio[2][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[20] <= mgpio[2][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[21] <= mgpio[2][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[22] <= mgpio[2][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[23] <= mgpio[2][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[24] <= mgpio[3][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[25] <= mgpio[3][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[26] <= mgpio[3][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[27] <= mgpio[3][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[28] <= mgpio[3][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[29] <= mgpio[3][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[30] <= mgpio[3][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[31] <= mgpio[3][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[32] <= mgpio[4][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[33] <= mgpio[4][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[34] <= mgpio[4][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[35] <= mgpio[4][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[36] <= mgpio[4][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[37] <= mgpio[4][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[38] <= mgpio[4][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[39] <= mgpio[4][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[40] <= mgpio[5][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[41] <= mgpio[5][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[42] <= mgpio[5][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[43] <= mgpio[5][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[44] <= mgpio[5][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[45] <= mgpio[5][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[46] <= mgpio[5][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[47] <= mgpio[5][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[48] <= mgpio[6][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[49] <= mgpio[6][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[50] <= mgpio[6][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[51] <= mgpio[6][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[52] <= mgpio[6][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[53] <= mgpio[6][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[54] <= mgpio[6][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[55] <= mgpio[6][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[56] <= mgpio[7][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[57] <= mgpio[7][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[58] <= mgpio[7][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[59] <= mgpio[7][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[60] <= mgpio[7][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[61] <= mgpio[7][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[62] <= mgpio[7][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[63] <= mgpio[7][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[64] <= mgpio[8][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[65] <= mgpio[8][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[66] <= mgpio[8][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[67] <= mgpio[8][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[68] <= mgpio[8][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[69] <= mgpio[8][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[70] <= mgpio[8][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[71] <= mgpio[8][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[72] <= mgpio[9][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[73] <= mgpio[9][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[74] <= mgpio[9][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[75] <= mgpio[9][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[76] <= mgpio[9][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[77] <= mgpio[9][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[78] <= mgpio[9][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[79] <= mgpio[9][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[80] <= mgpio[10][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[81] <= mgpio[10][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[82] <= mgpio[10][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[83] <= mgpio[10][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[84] <= mgpio[10][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[85] <= mgpio[10][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[86] <= mgpio[10][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[87] <= mgpio[10][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[88] <= mgpio[11][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[89] <= mgpio[11][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[90] <= mgpio[11][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[91] <= mgpio[11][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[92] <= mgpio[11][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[93] <= mgpio[11][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[94] <= mgpio[11][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[95] <= mgpio[11][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[96] <= mgpio[12][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[97] <= mgpio[12][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[98] <= mgpio[12][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[99] <= mgpio[12][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[100] <= mgpio[12][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[101] <= mgpio[12][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[102] <= mgpio[12][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[103] <= mgpio[12][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[104] <= mgpio[13][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[105] <= mgpio[13][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[106] <= mgpio[13][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[107] <= mgpio[13][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[108] <= mgpio[13][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[109] <= mgpio[13][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[110] <= mgpio[13][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[111] <= mgpio[13][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[112] <= mgpio[14][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[113] <= mgpio[14][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[114] <= mgpio[14][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[115] <= mgpio[14][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[116] <= mgpio[14][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[117] <= mgpio[14][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[118] <= mgpio[14][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[119] <= mgpio[14][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[120] <= mgpio[15][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[121] <= mgpio[15][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[122] <= mgpio[15][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[123] <= mgpio[15][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[124] <= mgpio[15][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[125] <= mgpio[15][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[126] <= mgpio[15][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[127] <= mgpio[15][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[128] <= mgpio[16][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[129] <= mgpio[16][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[130] <= mgpio[16][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[131] <= mgpio[16][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[132] <= mgpio[16][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[133] <= mgpio[16][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[134] <= mgpio[16][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[135] <= mgpio[16][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[136] <= mgpio[17][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[137] <= mgpio[17][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[138] <= mgpio[17][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[139] <= mgpio[17][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[140] <= mgpio[17][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[141] <= mgpio[17][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[142] <= mgpio[17][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[143] <= mgpio[17][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[144] <= mgpio[18][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[145] <= mgpio[18][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[146] <= mgpio[18][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[147] <= mgpio[18][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[148] <= mgpio[18][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[149] <= mgpio[18][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[150] <= mgpio[18][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[151] <= mgpio[18][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[152] <= mgpio[19][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[153] <= mgpio[19][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[154] <= mgpio[19][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[155] <= mgpio[19][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[156] <= mgpio[19][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[157] <= mgpio[19][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[158] <= mgpio[19][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[159] <= mgpio[19][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[160] <= mgpio[20][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[161] <= mgpio[20][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[162] <= mgpio[20][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[163] <= mgpio[20][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[164] <= mgpio[20][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[165] <= mgpio[20][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[166] <= mgpio[20][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[167] <= mgpio[20][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[168] <= mgpio[21][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[169] <= mgpio[21][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[170] <= mgpio[21][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[171] <= mgpio[21][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[172] <= mgpio[21][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[173] <= mgpio[21][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[174] <= mgpio[21][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[175] <= mgpio[21][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[176] <= mgpio[22][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[177] <= mgpio[22][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[178] <= mgpio[22][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[179] <= mgpio[22][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[180] <= mgpio[22][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[181] <= mgpio[22][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[182] <= mgpio[22][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[183] <= mgpio[22][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[184] <= mgpio[23][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[185] <= mgpio[23][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[186] <= mgpio[23][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[187] <= mgpio[23][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[188] <= mgpio[23][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[189] <= mgpio[23][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[190] <= mgpio[23][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[191] <= mgpio[23][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[192] <= mgpio[24][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[193] <= mgpio[24][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[194] <= mgpio[24][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[195] <= mgpio[24][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[196] <= mgpio[24][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[197] <= mgpio[24][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[198] <= mgpio[24][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[199] <= mgpio[24][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[200] <= mgpio[25][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[201] <= mgpio[25][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[202] <= mgpio[25][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[203] <= mgpio[25][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[204] <= mgpio[25][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[205] <= mgpio[25][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[206] <= mgpio[25][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[207] <= mgpio[25][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[208] <= mgpio[26][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[209] <= mgpio[26][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[210] <= mgpio[26][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[211] <= mgpio[26][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[212] <= mgpio[26][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[213] <= mgpio[26][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[214] <= mgpio[26][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[215] <= mgpio[26][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[216] <= mgpio[27][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[217] <= mgpio[27][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[218] <= mgpio[27][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[219] <= mgpio[27][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[220] <= mgpio[27][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[221] <= mgpio[27][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[222] <= mgpio[27][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[223] <= mgpio[27][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[224] <= mgpio[28][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[225] <= mgpio[28][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[226] <= mgpio[28][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[227] <= mgpio[28][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[228] <= mgpio[28][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[229] <= mgpio[28][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[230] <= mgpio[28][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[231] <= mgpio[28][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[232] <= mgpio[29][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[233] <= mgpio[29][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[234] <= mgpio[29][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[235] <= mgpio[29][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[236] <= mgpio[29][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[237] <= mgpio[29][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[238] <= mgpio[29][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[239] <= mgpio[29][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[240] <= mgpio[30][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[241] <= mgpio[30][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[242] <= mgpio[30][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[243] <= mgpio[30][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[244] <= mgpio[30][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[245] <= mgpio[30][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[246] <= mgpio[30][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[247] <= mgpio[30][7].DB_MAX_OUTPUT_PORT_TYPE
gpio[248] <= mgpio[31][0].DB_MAX_OUTPUT_PORT_TYPE
gpio[249] <= mgpio[31][1].DB_MAX_OUTPUT_PORT_TYPE
gpio[250] <= mgpio[31][2].DB_MAX_OUTPUT_PORT_TYPE
gpio[251] <= mgpio[31][3].DB_MAX_OUTPUT_PORT_TYPE
gpio[252] <= mgpio[31][4].DB_MAX_OUTPUT_PORT_TYPE
gpio[253] <= mgpio[31][5].DB_MAX_OUTPUT_PORT_TYPE
gpio[254] <= mgpio[31][6].DB_MAX_OUTPUT_PORT_TYPE
gpio[255] <= mgpio[31][7].DB_MAX_OUTPUT_PORT_TYPE


|top|core:cpu|rom0:si0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|core:cpu|rom0:si0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6t91:auto_generated.address_a[0]
address_a[1] => altsyncram_6t91:auto_generated.address_a[1]
address_a[2] => altsyncram_6t91:auto_generated.address_a[2]
address_a[3] => altsyncram_6t91:auto_generated.address_a[3]
address_a[4] => altsyncram_6t91:auto_generated.address_a[4]
address_a[5] => altsyncram_6t91:auto_generated.address_a[5]
address_a[6] => altsyncram_6t91:auto_generated.address_a[6]
address_a[7] => altsyncram_6t91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6t91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6t91:auto_generated.q_a[0]
q_a[1] <= altsyncram_6t91:auto_generated.q_a[1]
q_a[2] <= altsyncram_6t91:auto_generated.q_a[2]
q_a[3] <= altsyncram_6t91:auto_generated.q_a[3]
q_a[4] <= altsyncram_6t91:auto_generated.q_a[4]
q_a[5] <= altsyncram_6t91:auto_generated.q_a[5]
q_a[6] <= altsyncram_6t91:auto_generated.q_a[6]
q_a[7] <= altsyncram_6t91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|core:cpu|rom0:si0|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|core:cpu|rom1:si1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|core:cpu|rom1:si1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7t91:auto_generated.address_a[0]
address_a[1] => altsyncram_7t91:auto_generated.address_a[1]
address_a[2] => altsyncram_7t91:auto_generated.address_a[2]
address_a[3] => altsyncram_7t91:auto_generated.address_a[3]
address_a[4] => altsyncram_7t91:auto_generated.address_a[4]
address_a[5] => altsyncram_7t91:auto_generated.address_a[5]
address_a[6] => altsyncram_7t91:auto_generated.address_a[6]
address_a[7] => altsyncram_7t91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7t91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7t91:auto_generated.q_a[0]
q_a[1] <= altsyncram_7t91:auto_generated.q_a[1]
q_a[2] <= altsyncram_7t91:auto_generated.q_a[2]
q_a[3] <= altsyncram_7t91:auto_generated.q_a[3]
q_a[4] <= altsyncram_7t91:auto_generated.q_a[4]
q_a[5] <= altsyncram_7t91:auto_generated.q_a[5]
q_a[6] <= altsyncram_7t91:auto_generated.q_a[6]
q_a[7] <= altsyncram_7t91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|core:cpu|rom1:si1|altsyncram:altsyncram_component|altsyncram_7t91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|core:cpu|ram1:sta
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|core:cpu|ram1:sta|altsyncram:altsyncram_component
wren_a => altsyncram_35g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_35g1:auto_generated.data_a[0]
data_a[1] => altsyncram_35g1:auto_generated.data_a[1]
data_a[2] => altsyncram_35g1:auto_generated.data_a[2]
data_a[3] => altsyncram_35g1:auto_generated.data_a[3]
data_a[4] => altsyncram_35g1:auto_generated.data_a[4]
data_a[5] => altsyncram_35g1:auto_generated.data_a[5]
data_a[6] => altsyncram_35g1:auto_generated.data_a[6]
data_a[7] => altsyncram_35g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_35g1:auto_generated.address_a[0]
address_a[1] => altsyncram_35g1:auto_generated.address_a[1]
address_a[2] => altsyncram_35g1:auto_generated.address_a[2]
address_a[3] => altsyncram_35g1:auto_generated.address_a[3]
address_a[4] => altsyncram_35g1:auto_generated.address_a[4]
address_a[5] => altsyncram_35g1:auto_generated.address_a[5]
address_a[6] => altsyncram_35g1:auto_generated.address_a[6]
address_a[7] => altsyncram_35g1:auto_generated.address_a[7]
address_a[8] => altsyncram_35g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_35g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_35g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_35g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_35g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_35g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_35g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_35g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_35g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_35g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|core:cpu|ram1:sta|altsyncram:altsyncram_component|altsyncram_35g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|SEG7_LUT_4:u1
oSEG[0] <= mseg[0].DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= mseg[1].DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= mseg[2].DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= mseg[3].DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= mseg[4].DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= mseg[5].DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= mseg[6].DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
oDIG[0] <= modig[0].DB_MAX_OUTPUT_PORT_TYPE
oDIG[1] <= modig[1].DB_MAX_OUTPUT_PORT_TYPE
oDIG[2] <= modig[2].DB_MAX_OUTPUT_PORT_TYPE
oDIG[3] <= modig[3].DB_MAX_OUTPUT_PORT_TYPE
iCLK => modig[0].CLK
iCLK => modig[1].CLK
iCLK => modig[2].CLK
iCLK => modig[3].CLK
iCLK => mseg[0].CLK
iCLK => mseg[1].CLK
iCLK => mseg[2].CLK
iCLK => mseg[3].CLK
iCLK => mseg[4].CLK
iCLK => mseg[5].CLK
iCLK => mseg[6].CLK
iCLK => count[0].CLK
iCLK => count[1].CLK


|top|SEG7_LUT_4:u1|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|SEG7_LUT_4:u1|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|SEG7_LUT_4:u1|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|SEG7_LUT_4:u1|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


