<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_rx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_rx.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_rx.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UART_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="UART_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UART_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="UART_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UART_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UART_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UART_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UART_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UART_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UART_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UART_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UART_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UART_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UART_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UART_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UART_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UART_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UART_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UART_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_tx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_tx.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UART_tx.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debounce.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="debounce.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="debounce.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fifo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_m_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mod_m_counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mod_m_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4695948009442848854" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5456678174837394430" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7049226437219096050" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584041761" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3546083137115019212" xil_pn:start_ts="1584041761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584043151" xil_pn:in_ck="3232130630245001407" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4313131232268893406" xil_pn:start_ts="1584043146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="UART_test.lso"/>
      <outfile xil_pn:name="UART_test.ngc"/>
      <outfile xil_pn:name="UART_test.ngr"/>
      <outfile xil_pn:name="UART_test.prj"/>
      <outfile xil_pn:name="UART_test.stx"/>
      <outfile xil_pn:name="UART_test.syr"/>
      <outfile xil_pn:name="UART_test.xst"/>
      <outfile xil_pn:name="UART_test_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1584041766" xil_pn:in_ck="155098904106" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232593730087011" xil_pn:start_ts="1584041766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584043154" xil_pn:in_ck="6408616247814503787" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5377528956249709792" xil_pn:start_ts="1584043151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_test.bld"/>
      <outfile xil_pn:name="UART_test.ngd"/>
      <outfile xil_pn:name="UART_test_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1584043157" xil_pn:in_ck="6408616290432946764" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1584043154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_test.pcf"/>
      <outfile xil_pn:name="UART_test_map.map"/>
      <outfile xil_pn:name="UART_test_map.mrp"/>
      <outfile xil_pn:name="UART_test_map.ncd"/>
      <outfile xil_pn:name="UART_test_map.ngm"/>
      <outfile xil_pn:name="UART_test_map.xrpt"/>
      <outfile xil_pn:name="UART_test_summary.xml"/>
      <outfile xil_pn:name="UART_test_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1584043162" xil_pn:in_ck="2690974722291829829" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1584043157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_test.ncd"/>
      <outfile xil_pn:name="UART_test.pad"/>
      <outfile xil_pn:name="UART_test.par"/>
      <outfile xil_pn:name="UART_test.ptwx"/>
      <outfile xil_pn:name="UART_test.unroutes"/>
      <outfile xil_pn:name="UART_test.xpi"/>
      <outfile xil_pn:name="UART_test_pad.csv"/>
      <outfile xil_pn:name="UART_test_pad.txt"/>
      <outfile xil_pn:name="UART_test_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1584043165" xil_pn:in_ck="-2388480166162702882" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1584043162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_test.bgn"/>
      <outfile xil_pn:name="UART_test.bit"/>
      <outfile xil_pn:name="UART_test.drc"/>
      <outfile xil_pn:name="UART_test.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1584043167" xil_pn:in_ck="-2388480166162715736" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1584043165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1584043162" xil_pn:in_ck="6408610664798473800" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1584043161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_test.twr"/>
      <outfile xil_pn:name="UART_test.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
