Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May 17 04:24:13 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AirFighter_timing_summary_routed.rpt -pb AirFighter_timing_summary_routed.pb -rpx AirFighter_timing_summary_routed.rpx -warn_on_violation
| Design       : AirFighter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     864         
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2424)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2062)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2424)
---------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control/comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: control/comp_clk27Hz/pulse_reg/Q (HIGH)

 There are 596 register/latch pins with no clock driven by root clock pin: control/comp_clk50Hz/pulse_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p1_score_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: control/sig_p2_score_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: display/comp_clk20Hz/pulse_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: display/comp_clk50MHz/pulse_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[2]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[3]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[3]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[4]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[5]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2062)
---------------------------------------------------
 There are 2062 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2076          inf        0.000                      0                 2076           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2076 Endpoints
Min Delay          2076 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.675ns  (logic 12.179ns (25.021%)  route 36.496ns (74.979%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         8.203    38.332    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X94Y115        MUXF7 (Prop_muxf7_S_O)       0.292    38.624 r  display/sig_blue_reg[0]_i_353/O
                         net (fo=1, routed)           0.000    38.624    display/sig_blue_reg[0]_i_353_n_0
    SLICE_X94Y115        MUXF8 (Prop_muxf8_I1_O)      0.088    38.712 r  display/sig_blue_reg[0]_i_243/O
                         net (fo=1, routed)           0.984    39.696    display/sig_blue_reg[0]_i_243_n_0
    SLICE_X94Y102        LUT6 (Prop_lut6_I1_O)        0.319    40.015 r  display/sig_blue_reg[0]_i_132/O
                         net (fo=1, routed)           2.628    42.643    display/sig_blue_reg[0]_i_132_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.124    42.767 r  display/sig_blue_reg[0]_i_48/O
                         net (fo=4, routed)           1.398    44.165    display/p_1_in__0__0[0]
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    44.289 r  display/sig_blue_reg[0]_i_16/O
                         net (fo=1, routed)           0.938    45.226    display/data5[0]
    SLICE_X54Y42         LUT6 (Prop_lut6_I1_O)        0.124    45.350 r  display/sig_blue_reg[0]_i_5/O
                         net (fo=1, routed)           1.921    47.271    display/sig_blue_reg[0]_i_5_n_0
    SLICE_X88Y40         LUT6 (Prop_lut6_I5_O)        0.124    47.395 r  display/sig_blue_reg[0]_i_1/O
                         net (fo=1, routed)           1.280    48.675    display/sig_blue_reg[0]_i_1_n_0
    SLICE_X100Y37        LDCE                                         r  display/sig_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.936ns  (logic 11.728ns (24.466%)  route 36.208ns (75.534%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         8.492    38.622    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X80Y95         LUT6 (Prop_lut6_I4_O)        0.124    38.746 r  display/sig_blue_reg[2]_i_25/O
                         net (fo=1, routed)           0.917    39.663    display/sig_blue_reg[2]_i_25_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124    39.787 r  display/sig_blue_reg[2]_i_11/O
                         net (fo=1, routed)           1.734    41.521    display/sig_blue_reg[2]_i_11_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    41.645 r  display/sig_blue_reg[2]_i_4/O
                         net (fo=4, routed)           2.241    43.885    display/p_1_in__0__0[2]
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    44.009 r  display/sig_blue_reg[2]_i_8/O
                         net (fo=1, routed)           0.831    44.841    display/data4[2]
    SLICE_X54Y41         LUT4 (Prop_lut4_I3_O)        0.124    44.965 r  display/sig_blue_reg[2]_i_3/O
                         net (fo=1, routed)           1.034    45.998    display/sig_blue_reg[2]_i_3_n_0
    SLICE_X66Y38         LUT6 (Prop_lut6_I4_O)        0.124    46.122 r  display/sig_blue_reg[2]_i_1/O
                         net (fo=1, routed)           1.814    47.936    display/sig_blue_reg[2]_i_1_n_0
    SLICE_X107Y37        LDCE                                         r  display/sig_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.795ns  (logic 11.728ns (24.538%)  route 36.067ns (75.462%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         8.085    38.215    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X82Y97         LUT6 (Prop_lut6_I4_O)        0.124    38.339 r  display/sig_blue_reg[1]_i_208/O
                         net (fo=1, routed)           1.661    40.000    display/sig_blue_reg[1]_i_208_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    40.124 r  display/sig_blue_reg[1]_i_110/O
                         net (fo=1, routed)           1.632    41.756    display/sig_blue_reg[1]_i_110_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.124    41.880 r  display/sig_blue_reg[1]_i_41/O
                         net (fo=4, routed)           2.025    43.905    display/p_1_in__0__0[1]
    SLICE_X59Y40         LUT4 (Prop_lut4_I2_O)        0.124    44.029 r  display/sig_blue_reg[1]_i_12/O
                         net (fo=1, routed)           0.667    44.696    display/sig_blue_reg[1]_i_12_n_0
    SLICE_X59Y40         LUT5 (Prop_lut5_I1_O)        0.124    44.820 r  display/sig_blue_reg[1]_i_4/O
                         net (fo=1, routed)           1.477    46.296    display/sig_blue_reg[1]_i_4_n_0
    SLICE_X83Y41         LUT6 (Prop_lut6_I4_O)        0.124    46.420 r  display/sig_blue_reg[1]_i_1/O
                         net (fo=1, routed)           1.375    47.795    display/sig_blue_reg[1]_i_1_n_0
    SLICE_X107Y40        LDCE                                         r  display/sig_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.483ns  (logic 12.101ns (25.485%)  route 35.382ns (74.515%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         8.070    38.200    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I4_O)        0.124    38.324 r  display/sig_red_reg[1]_i_67/O
                         net (fo=1, routed)           1.328    39.652    display/sig_red_reg[1]_i_67_n_0
    SLICE_X94Y98         LUT5 (Prop_lut5_I4_O)        0.124    39.776 r  display/sig_red_reg[1]_i_28/O
                         net (fo=1, routed)           0.000    39.776    display/sig_red_reg[1]_i_28_n_0
    SLICE_X94Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    39.990 r  display/sig_red_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    39.990    display/sig_red_reg[1]_i_14_n_0
    SLICE_X94Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    40.078 r  display/sig_red_reg[1]_i_8/O
                         net (fo=4, routed)           3.866    43.944    display/p_0_in__0[1]
    SLICE_X54Y39         LUT6 (Prop_lut6_I3_O)        0.319    44.263 r  display/sig_red_reg[1]_i_7/O
                         net (fo=1, routed)           0.416    44.679    display/sig_red_reg[1]_i_7_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I4_O)        0.124    44.803 r  display/sig_red_reg[1]_i_3/O
                         net (fo=1, routed)           0.827    45.630    display/sig_red_reg[1]_i_3_n_0
    SLICE_X67Y38         LUT6 (Prop_lut6_I5_O)        0.124    45.754 r  display/sig_red_reg[1]_i_1/O
                         net (fo=1, routed)           1.729    47.483    display/sig_red_reg[1]_i_1_n_0
    SLICE_X106Y39        LDCE                                         r  display/sig_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.609ns  (logic 12.145ns (26.057%)  route 34.464ns (73.943%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         7.069    37.198    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I4_O)        0.124    37.322 r  display/sig_green_reg[1]_i_46/O
                         net (fo=1, routed)           2.115    39.437    display/sig_green_reg[1]_i_46_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    39.561 r  display/sig_green_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    39.561    display/sig_green_reg[1]_i_22_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    39.806 r  display/sig_green_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    39.806    display/sig_green_reg[1]_i_14_n_0
    SLICE_X53Y90         MUXF8 (Prop_muxf8_I0_O)      0.104    39.910 r  display/sig_green_reg[1]_i_9/O
                         net (fo=4, routed)           2.626    42.536    display/sig_green_reg[1]_i_9_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.316    42.852 r  display/sig_green_reg[1]_i_7/O
                         net (fo=1, routed)           0.670    43.522    display/sig_green_reg[1]_i_7_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    43.646 r  display/sig_green_reg[1]_i_3/O
                         net (fo=1, routed)           1.527    45.173    display/sig_green_reg[1]_i_3_n_0
    SLICE_X88Y40         LUT6 (Prop_lut6_I5_O)        0.124    45.297 r  display/sig_green_reg[1]_i_1/O
                         net (fo=1, routed)           1.312    46.609    display/sig_green_reg[1]_i_1_n_0
    SLICE_X107Y40        LDCE                                         r  display/sig_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.568ns  (logic 11.728ns (25.185%)  route 34.840ns (74.815%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         7.420    37.550    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X94Y81         LUT6 (Prop_lut6_I4_O)        0.124    37.674 r  display/sig_red_reg[2]_i_283/O
                         net (fo=1, routed)           0.964    38.638    display/sig_red_reg[2]_i_283_n_0
    SLICE_X94Y84         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  display/sig_red_reg[2]_i_159/O
                         net (fo=1, routed)           2.002    40.764    display/sig_red_reg[2]_i_159_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I3_O)        0.124    40.888 r  display/sig_red_reg[2]_i_49/O
                         net (fo=4, routed)           1.782    42.670    display/p_0_in__0[2]
    SLICE_X54Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.794 r  display/sig_red_reg[2]_i_17/O
                         net (fo=1, routed)           0.466    43.259    display/sig_red_reg[2]_i_17_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I4_O)        0.124    43.383 r  display/sig_red_reg[2]_i_5/O
                         net (fo=1, routed)           1.612    44.995    display/sig_red_reg[2]_i_5_n_0
    SLICE_X88Y40         LUT6 (Prop_lut6_I5_O)        0.124    45.119 r  display/sig_red_reg[2]_i_1/O
                         net (fo=1, routed)           1.449    46.568    display/sig_red_reg[2]_i_1_n_0
    SLICE_X107Y40        LDCE                                         r  display/sig_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.895ns  (logic 11.728ns (25.554%)  route 34.167ns (74.446%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         5.700    35.830    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.124    35.954 r  display/sig_green_reg[2]_i_211/O
                         net (fo=1, routed)           2.027    37.980    display/sig_green_reg[2]_i_211_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I0_O)        0.124    38.104 r  display/sig_green_reg[2]_i_115/O
                         net (fo=1, routed)           1.438    39.542    display/sig_green_reg[2]_i_115_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    39.666 r  display/sig_green_reg[2]_i_47/O
                         net (fo=4, routed)           2.517    42.184    display/sig_green_reg[2]_i_47_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.308 r  display/sig_green_reg[2]_i_15/O
                         net (fo=1, routed)           0.665    42.973    display/sig_green_reg[2]_i_15_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    43.097 r  display/sig_green_reg[2]_i_5/O
                         net (fo=1, routed)           1.265    44.362    display/sig_green_reg[2]_i_5_n_0
    SLICE_X82Y40         LUT6 (Prop_lut6_I5_O)        0.124    44.486 r  display/sig_green_reg[2]_i_1/O
                         net (fo=1, routed)           1.410    45.895    display/sig_green_reg[2]_i_1_n_0
    SLICE_X99Y38         LDCE                                         r  display/sig_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.468ns  (logic 12.486ns (27.461%)  route 32.982ns (72.539%))
  Logic Levels:           48  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1 LUT6=10 MUXF7=1 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.468    29.768    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    29.892 r  display/sig_green_reg[0]_i_20/O
                         net (fo=161, routed)         6.875    36.767    display/sig_green_reg[0]_i_20_n_0
    SLICE_X81Y113        MUXF8 (Prop_muxf8_S_O)       0.273    37.040 r  display/sig_red_reg[0]_i_348/O
                         net (fo=1, routed)           0.954    37.994    display/sig_red_reg[0]_i_348_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I5_O)        0.316    38.310 r  display/sig_red_reg[0]_i_236/O
                         net (fo=1, routed)           0.000    38.310    display/sig_red_reg[0]_i_236_n_0
    SLICE_X63Y102        MUXF7 (Prop_muxf7_I1_O)      0.245    38.555 r  display/sig_red_reg[0]_i_117/O
                         net (fo=1, routed)           0.000    38.555    display/sig_red_reg[0]_i_117_n_0
    SLICE_X63Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    38.659 r  display/sig_red_reg[0]_i_40/O
                         net (fo=4, routed)           2.942    41.601    display/p_0_in__0[0]
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.316    41.917 r  display/sig_red_reg[0]_i_14/O
                         net (fo=1, routed)           0.665    42.582    display/sig_red_reg[0]_i_14_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.706 r  display/sig_red_reg[0]_i_5/O
                         net (fo=1, routed)           1.232    43.938    display/sig_red_reg[0]_i_5_n_0
    SLICE_X83Y41         LUT6 (Prop_lut6_I5_O)        0.124    44.062 r  display/sig_red_reg[0]_i_1/O
                         net (fo=1, routed)           1.406    45.468    display/sig_red_reg[0]_i_1_n_0
    SLICE_X106Y39        LDCE                                         r  display/sig_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.051ns  (logic 11.728ns (26.033%)  route 33.323ns (73.967%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.706    30.006    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.130 r  display/sig_blue_reg[2]_i_56/O
                         net (fo=142, routed)         5.776    35.906    display/sig_blue_reg[2]_i_56_n_0
    SLICE_X81Y85         LUT6 (Prop_lut6_I4_O)        0.124    36.030 r  display/sig_green_reg[0]_i_26/O
                         net (fo=1, routed)           1.690    37.719    display/sig_green_reg[0]_i_26_n_0
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124    37.843 r  display/sig_green_reg[0]_i_11/O
                         net (fo=1, routed)           1.280    39.123    display/sig_green_reg[0]_i_11_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I1_O)        0.124    39.247 r  display/sig_green_reg[0]_i_4/O
                         net (fo=4, routed)           2.637    41.884    display/sig_green_reg[0]_i_4_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.124    42.008 r  display/sig_green_reg[0]_i_9/O
                         net (fo=1, routed)           0.433    42.441    display/sig_green_reg[0]_i_9_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I4_O)        0.124    42.565 r  display/sig_green_reg[0]_i_3/O
                         net (fo=1, routed)           1.104    43.669    display/sig_green_reg[0]_i_3_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I4_O)        0.124    43.793 r  display/sig_green_reg[0]_i_1/O
                         net (fo=1, routed)           1.258    45.051    display/sig_green_reg[0]_i_1_n_0
    SLICE_X99Y37         LDCE                                         r  display/sig_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/sig_red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.062ns  (logic 12.055ns (27.359%)  route 32.007ns (72.641%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  display/hcount_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[0]/Q
                         net (fo=179, routed)         2.386     2.842    display/hcount[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.422 r  display/sig_blue_reg[3]_i_849/CO[3]
                         net (fo=1, routed)           0.000     3.422    display/sig_blue_reg[3]_i_849_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.536 r  display/sig_blue_reg[3]_i_850/CO[3]
                         net (fo=1, routed)           0.000     3.536    display/sig_blue_reg[3]_i_850_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.650 r  display/sig_blue_reg[3]_i_856/CO[3]
                         net (fo=1, routed)           0.000     3.650    display/sig_blue_reg[3]_i_856_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  display/sig_blue_reg[3]_i_855/CO[3]
                         net (fo=1, routed)           0.000     3.764    display/sig_blue_reg[3]_i_855_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  display/sig_blue_reg[2]_i_1221/CO[3]
                         net (fo=1, routed)           0.000     3.878    display/sig_blue_reg[2]_i_1221_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  display/sig_blue_reg[2]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     3.992    display/sig_blue_reg[2]_i_1116_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.106 r  display/sig_blue_reg[2]_i_567/CO[3]
                         net (fo=1, routed)           0.000     4.106    display/sig_blue_reg[2]_i_567_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.345 r  display/sig_blue_reg[2]_i_229/O[2]
                         net (fo=85, routed)          1.705     6.050    display/street[0,0]8[31]
    SLICE_X60Y43         LUT3 (Prop_lut3_I1_O)        0.302     6.352 r  display/sig_blue_reg[3]_i_1259/O
                         net (fo=1, routed)           0.330     6.682    display/p_0_in__2[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.164 r  display/sig_blue_reg[3]_i_851/O[0]
                         net (fo=1, routed)           0.945     8.109    display/street[0,0]6[1]
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.299     8.408 r  display/sig_blue_reg[3]_i_540/O
                         net (fo=1, routed)           0.000     8.408    display/sig_blue_reg[3]_i_540_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.048 f  display/sig_blue_reg[3]_i_345/O[3]
                         net (fo=18, routed)          1.302    10.350    display/street[0,0]4[3]
    SLICE_X63Y47         LUT1 (Prop_lut1_I0_O)        0.306    10.656 r  display/sig_blue_reg[3]_i_564/O
                         net (fo=1, routed)           0.000    10.656    display/sig_blue_reg[3]_i_564_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.054 r  display/sig_blue_reg[3]_i_354/CO[3]
                         net (fo=1, routed)           0.000    11.054    display/sig_blue_reg[3]_i_354_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.293 r  display/sig_blue_reg[3]_i_352/O[2]
                         net (fo=8, routed)           1.356    12.649    display/sig_blue_reg[3]_i_352_n_5
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.302    12.951 r  display/sig_blue_reg[3]_i_1305/O
                         net (fo=13, routed)          2.049    15.001    display/sig_blue_reg[3]_i_1305_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  display/sig_blue_reg[3]_i_1795/O
                         net (fo=2, routed)           0.992    16.117    display/sig_blue_reg[3]_i_1795_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.241 r  display/sig_blue_reg[3]_i_1799/O
                         net (fo=1, routed)           0.000    16.241    display/sig_blue_reg[3]_i_1799_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.791 r  display/sig_blue_reg[3]_i_1772/CO[3]
                         net (fo=1, routed)           0.000    16.791    display/sig_blue_reg[3]_i_1772_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  display/sig_blue_reg[3]_i_1729/CO[3]
                         net (fo=1, routed)           0.000    16.905    display/sig_blue_reg[3]_i_1729_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  display/sig_blue_reg[3]_i_1642/CO[3]
                         net (fo=1, routed)           0.001    17.020    display/sig_blue_reg[3]_i_1642_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.134 r  display/sig_blue_reg[3]_i_1516/CO[3]
                         net (fo=1, routed)           0.000    17.134    display/sig_blue_reg[3]_i_1516_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.373 r  display/sig_blue_reg[3]_i_1307/O[2]
                         net (fo=3, routed)           1.334    18.707    display/sig_blue_reg[3]_i_1307_n_5
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.302    19.009 r  display/sig_blue_reg[3]_i_1312/O
                         net (fo=2, routed)           0.682    19.691    display/sig_blue_reg[3]_i_1312_n_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.124    19.815 r  display/sig_blue_reg[3]_i_862/O
                         net (fo=2, routed)           0.819    20.635    display/sig_blue_reg[3]_i_862_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    20.759 r  display/sig_blue_reg[3]_i_866/O
                         net (fo=1, routed)           0.000    20.759    display/sig_blue_reg[3]_i_866_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.272 r  display/sig_blue_reg[3]_i_567/CO[3]
                         net (fo=1, routed)           0.000    21.272    display/sig_blue_reg[3]_i_567_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.595 r  display/sig_blue_reg[3]_i_853/O[1]
                         net (fo=2, routed)           1.107    22.702    display/sig_blue_reg[3]_i_853_n_6
    SLICE_X59Y51         LUT2 (Prop_lut2_I1_O)        0.306    23.008 r  display/sig_blue_reg[3]_i_568/O
                         net (fo=1, routed)           0.000    23.008    display/sig_blue_reg[3]_i_568_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.409 r  display/sig_blue_reg[3]_i_355/CO[3]
                         net (fo=1, routed)           0.000    23.409    display/sig_blue_reg[3]_i_355_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.631 r  display/sig_blue_reg[3]_i_852/O[0]
                         net (fo=3, routed)           0.775    24.407    display/sig_blue_reg[3]_i_852_n_7
    SLICE_X62Y54         LUT4 (Prop_lut4_I1_O)        0.299    24.706 r  display/sig_blue_reg[3]_i_544/O
                         net (fo=1, routed)           0.000    24.706    display/sig_blue_reg[3]_i_544_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.936 r  display/sig_blue_reg[3]_i_350/O[1]
                         net (fo=1, routed)           0.646    25.582    display/sig_blue_reg[3]_i_350_n_6
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.306    25.888 r  display/sig_blue_reg[3]_i_194/O
                         net (fo=1, routed)           0.000    25.888    display/sig_blue_reg[3]_i_194_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.289 r  display/sig_blue_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    26.289    display/sig_blue_reg[3]_i_82_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.511 f  display/sig_blue_reg[3]_i_81/O[0]
                         net (fo=3, routed)           0.920    27.431    display/sig_blue_reg[3]_i_81_n_7
    SLICE_X61Y58         LUT3 (Prop_lut3_I2_O)        0.325    27.756 r  display/sig_blue_reg[3]_i_186/O
                         net (fo=10, routed)          0.282    28.038    display/sig_blue_reg[3]_i_186_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.332    28.370 r  display/sig_blue_reg[3]_i_188/O
                         net (fo=1, routed)           0.805    29.175    display/sig_blue_reg[3]_i_188_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    29.299 r  display/sig_blue_reg[3]_i_79/O
                         net (fo=6, routed)           0.468    29.768    display/sig_blue_reg[3]_i_79_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    29.892 r  display/sig_green_reg[0]_i_20/O
                         net (fo=161, routed)         4.996    34.888    display/sig_green_reg[0]_i_20_n_0
    SLICE_X106Y76        MUXF7 (Prop_muxf7_S_O)       0.276    35.164 r  display/sig_red_reg[3]_i_853/O
                         net (fo=1, routed)           1.462    36.626    display/sig_red_reg[3]_i_853_n_0
    SLICE_X89Y78         LUT6 (Prop_lut6_I1_O)        0.299    36.925 r  display/sig_red_reg[3]_i_408/O
                         net (fo=1, routed)           1.367    38.293    display/sig_red_reg[3]_i_408_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I3_O)        0.124    38.417 r  display/sig_red_reg[3]_i_150/O
                         net (fo=4, routed)           2.074    40.490    display/p_0_in__0[3]
    SLICE_X63Y38         LUT4 (Prop_lut4_I2_O)        0.124    40.614 r  display/sig_red_reg[3]_i_33/O
                         net (fo=1, routed)           0.403    41.017    display/sig_red_reg[3]_i_33_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.124    41.141 r  display/sig_red_reg[3]_i_7/O
                         net (fo=1, routed)           1.093    42.234    display/sig_red_reg[3]_i_7_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.124    42.358 r  display/sig_red_reg[3]_i_1/O
                         net (fo=1, routed)           1.704    44.062    display/sig_red_reg[3]_i_1_n_0
    SLICE_X106Y39        LDCE                                         r  display/sig_red_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/comp_rand_gen2/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen2/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE                         0.000     0.000 r  control/comp_rand_gen2/temp_reg[4]/C
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen2/temp_reg[4]/Q
                         net (fo=6, routed)           0.111     0.252    control/comp_rand_gen2/temp_reg_n_0_[4]
    SLICE_X90Y25         FDRE                                         r  control/comp_rand_gen2/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen2/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen2/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.058%)  route 0.118ns (41.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y25         FDRE                         0.000     0.000 r  control/comp_rand_gen2/temp_reg[5]/C
    SLICE_X90Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  control/comp_rand_gen2/temp_reg[5]/Q
                         net (fo=7, routed)           0.118     0.282    control/comp_rand_gen2/temp_reg_n_0_[5]
    SLICE_X91Y25         FDRE                                         r  control/comp_rand_gen2/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen2/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen2/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.514%)  route 0.162ns (53.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE                         0.000     0.000 r  control/comp_rand_gen2/temp_reg[6]/C
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen2/temp_reg[6]/Q
                         net (fo=6, routed)           0.162     0.303    control/comp_rand_gen2/temp_reg_n_0_[6]
    SLICE_X90Y25         FDRE                                         r  control/comp_rand_gen2/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen2/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen2/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.858%)  route 0.146ns (47.142%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y24         FDRE                         0.000     0.000 r  control/comp_rand_gen2/temp_reg[0]/C
    SLICE_X90Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  control/comp_rand_gen2/temp_reg[0]/Q
                         net (fo=6, routed)           0.146     0.310    control/comp_rand_gen2/temp_reg_n_0_[0]
    SLICE_X91Y24         FDRE                                         r  control/comp_rand_gen2/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y28         FDRE                         0.000     0.000 r  control/comp_rand_gen/temp_reg[4]/C
    SLICE_X99Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen/temp_reg[4]/Q
                         net (fo=6, routed)           0.170     0.311    control/comp_rand_gen/temp[4]
    SLICE_X99Y28         FDRE                                         r  control/comp_rand_gen/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y27         FDRE                         0.000     0.000 r  control/comp_rand_gen/temp_reg[1]/C
    SLICE_X99Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen/temp_reg[1]/Q
                         net (fo=6, routed)           0.182     0.323    control/comp_rand_gen/temp[1]
    SLICE_X99Y27         FDRE                                         r  control/comp_rand_gen/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen2/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen2/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.603%)  route 0.182ns (56.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  control/comp_rand_gen2/temp_reg[1]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen2/temp_reg[1]/Q
                         net (fo=6, routed)           0.182     0.323    control/comp_rand_gen2/temp_reg_n_0_[1]
    SLICE_X91Y24         FDRE                                         r  control/comp_rand_gen2/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_rand_gen/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_rand_gen/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.882%)  route 0.213ns (60.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y28         FDRE                         0.000     0.000 r  control/comp_rand_gen/temp_reg[6]/C
    SLICE_X99Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/comp_rand_gen/temp_reg[6]/Q
                         net (fo=6, routed)           0.213     0.354    control/comp_rand_gen/temp[6]
    SLICE_X99Y29         FDRE                                         r  control/comp_rand_gen/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_clk27Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_clk27Hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y23        FDRE                         0.000     0.000 r  control/comp_clk27Hz/count_reg[0]/C
    SLICE_X101Y23        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  control/comp_clk27Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    control/comp_clk27Hz/count_reg_n_0_[0]
    SLICE_X101Y23        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  control/comp_clk27Hz/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    control/comp_clk27Hz/count[0]_i_1__1_n_0
    SLICE_X101Y23        FDRE                                         r  control/comp_clk27Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/comp_clk50Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/comp_clk50Hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  control/comp_clk50Hz/count_reg[0]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  control/comp_clk50Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    control/comp_clk50Hz/count[0]
    SLICE_X43Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  control/comp_clk50Hz/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    control/comp_clk50Hz/count[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  control/comp_clk50Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





