Analysis & Synthesis report for vga_rom
Wed May 23 11:40:53 2012
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Source assignments for v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated
 11. Source assignments for ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated
 12. Parameter Settings for User Entity Instance: v_rom:u2|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 23 11:40:53 2012    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; vga_rom                                  ;
; Top-level Entity Name              ; vga_rom                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 112                                      ;
;     Total combinational functions  ; 112                                      ;
;     Dedicated logic registers      ; 40                                       ;
; Total registers                    ; 40                                       ;
; Total pins                         ; 63                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 39,936                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C20Q240C8       ;                    ;
; Top-level entity name                                        ; vga_rom            ; vga_rom            ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; VGA_640480.vhd                   ; yes             ; User VHDL File               ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/VGA_640480.vhd         ;
; vga_rom.vhd                      ; yes             ; User VHDL File               ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/vga_rom.vhd            ;
; v_rom.vhd                        ; yes             ; User VHDL File               ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/v_rom.vhd              ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/stratix_ram_block.inc             ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/lpm_mux.inc                       ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/lpm_decode.inc                    ;
; aglobal80.inc                    ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/aglobal80.inc                     ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/a_rdenreg.inc                     ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altrom.inc                        ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altram.inc                        ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altdpram.inc                      ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/80/quartus/libraries/megafunctions/altqpram.inc                      ;
; db/altsyncram_o071.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/db/altsyncram_o071.tdf ;
; ram_gpu_d.vhd                    ; yes             ; Other                        ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/ram_gpu_d.vhd          ;
; ram_gpu.vhd                      ; yes             ; Other                        ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/ram_gpu.vhd            ;
; db/altsyncram_74d1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/db/altsyncram_74d1.tdf ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 112              ;
;                                             ;                  ;
; Total combinational functions               ; 112              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 35               ;
;     -- 3 input functions                    ; 23               ;
;     -- <=2 input functions                  ; 54               ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 73               ;
;     -- arithmetic mode                      ; 39               ;
;                                             ;                  ;
; Total registers                             ; 40               ;
;     -- Dedicated logic registers            ; 40               ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 63               ;
; Total memory bits                           ; 39936            ;
; Maximum fan-out node                        ; vga640480:u1|clk ;
; Maximum fan-out                             ; 33               ;
; Total fan-out                               ; 627              ;
; Average fan-out                             ; 2.73             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |vga_rom                                     ; 112 (0)           ; 40 (0)       ; 39936       ; 0            ; 0       ; 0         ; 63   ; 0            ; |vga_rom                                                                                         ; work         ;
;    |ram_gpu_d:u3|                            ; 12 (12)           ; 6 (6)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|ram_gpu_d:u3                                                                            ; work         ;
;       |ram_gpu:ram|                          ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|ram_gpu_d:u3|ram_gpu:ram                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_74d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated ; work         ;
;    |v_rom:u2|                                ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|v_rom:u2                                                                                ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|v_rom:u2|altsyncram:altsyncram_component                                                ; work         ;
;          |altsyncram_o071:auto_generated|    ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated                 ; work         ;
;    |vga640480:u1|                            ; 100 (100)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_rom|vga640480:u1                                                                            ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 6            ; --           ; --           ; 3072  ; None     ;
; v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM         ; 4096         ; 9            ; --           ; --           ; 36864 ; test.mif ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga640480:u1|hs1                       ; 1       ;
; vga640480:u1|vs1                       ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Source assignments for v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: v_rom:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                   ;
; WIDTH_A                            ; 9                    ; Signed Integer            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; test.mif             ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_o071      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 6                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; gpu_init.mif         ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_74d1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Wed May 23 11:40:51 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom
Info: Found 2 design units, including 1 entities, in source file digital_rom.vhd
    Info: Found design unit 1: digital_rom-SYN
    Info: Found entity 1: digital_rom
Info: Found 2 design units, including 1 entities, in source file VGA_640480.vhd
    Info: Found design unit 1: vga640480-behavior
    Info: Found entity 1: vga640480
Info: Found 2 design units, including 1 entities, in source file vga_rom.vhd
    Info: Found design unit 1: vga_rom-vga_rom
    Info: Found entity 1: vga_rom
Info: Found 2 design units, including 1 entities, in source file v_rom.vhd
    Info: Found design unit 1: v_rom-SYN
    Info: Found entity 1: v_rom
Info: Elaborating entity "vga_rom" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vga_rom.vhd(54): object "clk50" assigned a value but never read
Info: Elaborating entity "vga640480" for hierarchy "vga640480:u1"
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(165): signal "vector_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(165): signal "vector_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "v_rom" for hierarchy "v_rom:u2"
Info: Elaborating entity "altsyncram" for hierarchy "v_rom:u2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "v_rom:u2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "v_rom:u2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "test.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o071.tdf
    Info: Found entity 1: altsyncram_o071
Info: Elaborating entity "altsyncram_o071" for hierarchy "v_rom:u2|altsyncram:altsyncram_component|altsyncram_o071:auto_generated"
Warning: Using design file ram_gpu_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ram_gpu_d-main
    Info: Found entity 1: ram_gpu_d
Info: Elaborating entity "ram_gpu_d" for hierarchy "ram_gpu_d:u3"
Warning: Using design file ram_gpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ram_gpu-SYN
    Info: Found entity 1: ram_gpu
Info: Elaborating entity "ram_gpu" for hierarchy "ram_gpu_d:u3|ram_gpu:ram"
Info: Elaborating entity "altsyncram" for hierarchy "ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "gpu_init.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "6"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_74d1.tdf
    Info: Found entity 1: altsyncram_74d1
Info: Elaborating entity "altsyncram_74d1" for hierarchy "ram_gpu_d:u3|ram_gpu:ram|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated"
Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/数设/新建文件夹_721102973/新建文件夹/VGA_rom/VGA_rom/gpu_init.mif -- setting all initial values to 0
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in_command[0]"
    Warning (15610): No output dependent on input pin "in_command[1]"
    Warning (15610): No output dependent on input pin "in_command[2]"
    Warning (15610): No output dependent on input pin "in_command[3]"
    Warning (15610): No output dependent on input pin "in_command[4]"
    Warning (15610): No output dependent on input pin "in_command[5]"
    Warning (15610): No output dependent on input pin "in_command[6]"
    Warning (15610): No output dependent on input pin "in_command[7]"
    Warning (15610): No output dependent on input pin "in_write_addr[9]"
    Warning (15610): No output dependent on input pin "in_write_addr[10]"
    Warning (15610): No output dependent on input pin "in_write_addr[11]"
    Warning (15610): No output dependent on input pin "in_write_addr[12]"
    Warning (15610): No output dependent on input pin "in_write_addr[13]"
    Warning (15610): No output dependent on input pin "in_write_addr[14]"
    Warning (15610): No output dependent on input pin "in_write_addr[15]"
    Warning (15610): No output dependent on input pin "in_data_in[6]"
    Warning (15610): No output dependent on input pin "in_data_in[7]"
    Warning (15610): No output dependent on input pin "in_data_in[8]"
    Warning (15610): No output dependent on input pin "in_data_in[9]"
    Warning (15610): No output dependent on input pin "in_data_in[10]"
    Warning (15610): No output dependent on input pin "in_data_in[11]"
    Warning (15610): No output dependent on input pin "in_data_in[12]"
    Warning (15610): No output dependent on input pin "in_data_in[13]"
    Warning (15610): No output dependent on input pin "in_data_in[14]"
    Warning (15610): No output dependent on input pin "in_data_in[15]"
Info: Implemented 190 device resources after synthesis - the final resource count might be different
    Info: Implemented 52 input pins
    Info: Implemented 11 output pins
    Info: Implemented 112 logic cells
    Info: Implemented 15 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Wed May 23 11:40:53 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


