Warning: Design 'stop_watch' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : stop_watch
Version: O-2018.06-SP1
Date   : Tue Dec  5 14:03:58 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.19
  Critical Path Slack:          97.22
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 38
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        28
  Sequential Cell Count:           10
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      229.148998
  Noncombinational Area:   322.505989
  Buf/Inv Area:              3.394800
  Total Buffer Area:             0.00
  Total Inverter Area:           3.39
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               551.654988
  Design Area:             551.654988


  Design Rules
  -----------------------------------
  Total Number of Nets:            72
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  0.01
  Mapping Optimization:                0.44
  -----------------------------------------
  Overall Compile Time:                2.29
  Overall Compile Wall Clock Time:     2.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
