# my publications

• 2022: ”A Memory Interference Analysis using a Formal Timing Analyzer (WIP)” by Mihail Asavoae, Oumaima
Matoussi, Asmae Bouachtala, Hai-Dang Vu, Mathieu Jan ( Proceedings of the 23rd ACM SIGPLAN/SIGBED
International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES ’22),).
• 2021: ”A Measurement-based Message-level Timing Prediction Approach for Data-Dependent SDFGs on Tile-based
Heterogeneous MPSoCs” by Ralf Stemmer, Hai-Dang Vu, Kim Gr ̈uttner, S ́ebastien Le Nours, Wolfgang Nebel and
S ́ebastien Pillement (Applied Sciences, MDPI, In press, Special issues/Embedded System Technology 2021).
• 2021: ”Experimental Evaluation of Statistical Model Checking Methods for Probabilistic Timing Analysis of
Multiprocessor Systems” by Hai-Dang Vu, S ́ebastien Le Nours, S ́ebastien Pillement (DSD 2021).
• 2021: ”A Fast Yet Accurate Message-level Communication Bus Model for Timing Prediction of SDFGs on MPSoC ” by
Hai-Dang Vu, S ́ebastien Le Nours, S ́ebastien Pillement, Ralf Stemmer, Kim Gr ̈uettner (ASP-DAC 2021).
• 2020: ”Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs” by Ralf Stemmer,
Hai-Dang Vu, Kim Gr ̈uttner, S ́ebastien Le Nours, Wolfgang Nebel and S ́ebastien Pillement (ERTS’20).
• 2019: ”Experimental evaluation of probabilistic execution-time modeling and analysis methods for SDF applications on
MPSoCs” by Ralf Stemmer, Hai-Dang Vu, Kim Gr ̈uttner, S ́ebastien Le Nours, Wolfgang Nebel and S ́ebastien Pillement
(SAMOS’19).
• 2019: ”Feasibility Study of Probabilistic Timing Analysis Methods for SDF Applications on Multi-Core Processors” by
Ralf Stemmer, Hai-Dang Vu, Maher Fakir, Kim Gr ̈uttner, S ́ebastien Le Nours and S ́ebastien Pillement (Rapport
technique)

