{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13332, "design__instance__area": 140153, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 148, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.015268406830728054, "power__switching__total": 0.007067392114549875, "power__leakage__total": 1.619344232040021e-07, "power__total": 0.0223359614610672, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.06508527234715254, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.06508527234715254, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3449727268155172, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.3655535977388755, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 72, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 148, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.10348033833825587, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.10348033833825587, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.12504730937997485, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.322990754395456, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.252952443928462, "timing__setup__tns__corner:nom_ss_100C_1v60": -51.54608974443664, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.12504730937997485, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.322990754395456, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 16, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 148, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.048774818897639544, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.048774818897639544, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1284244968940955, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.255166117679869, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 91, "design__max_fanout_violation__count": 148, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": 0.11596324229097192, "clock__skew__worst_setup": 0.044637239612447775, "timing__hold__ws": -0.18318080903952494, "timing__setup__ws": -2.668131568981656, "timing__hold__tns": -2.125894853660944, "timing__setup__tns": -64.20721558389018, "timing__hold__wns": -0.18318080903952494, "timing__setup__wns": -2.668131568981656, "timing__hold_vio__count": 38, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 134, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2377, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 13332, "design__instance__area__stdcell": 140153, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.670781, "design__instance__utilization__stdcell": 0.670781, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9282040, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 354164, "design__violations": 0, "antenna__violating__nets": 27, "antenna__violating__pins": 33, "route__antenna_violation__count": 27, "route__net": 10264, "route__net__special": 2, "route__drc_errors__iter:1": 10388, "route__wirelength__iter:1": 431765, "route__drc_errors__iter:2": 3658, "route__wirelength__iter:2": 426927, "route__drc_errors__iter:3": 3291, "route__wirelength__iter:3": 425337, "route__drc_errors__iter:4": 385, "route__wirelength__iter:4": 424540, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 424411, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 424411, "route__drc_errors": 0, "route__wirelength": 424411, "route__vias": 82173, "route__vias__singlecut": 82173, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1213.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 145, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 145, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 145, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 148, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.05942368987295606, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.05942368987295606, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3398953437134008, "timing__setup__ws__corner:min_tt_025C_1v80": 2.584958986694976, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 145, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 64, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 148, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0934066184171128, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0934066184171128, "timing__hold__ws__corner:min_ss_100C_1v60": -0.04950906491574129, "timing__setup__ws__corner:min_ss_100C_1v60": -1.9285595888355525, "timing__hold__tns__corner:min_ss_100C_1v60": -0.16864066176399567, "timing__setup__tns__corner:min_ss_100C_1v60": -38.76488573195729, "timing__hold__wns__corner:min_ss_100C_1v60": -0.04950906491574129, "timing__setup__wns__corner:min_ss_100C_1v60": -1.9285595888355525, "timing__hold_vio__count__corner:min_ss_100C_1v60": 6, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 145, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 148, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.044637239612447775, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.044637239612447775, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12513446188987276, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.422495383970089, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 145, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 148, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.07283085451981243, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.07283085451981243, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3518698765287633, "timing__setup__ws__corner:max_tt_025C_1v80": 2.162758477968567, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 145, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 91, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 148, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.11596324229097192, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.11596324229097192, "timing__hold__ws__corner:max_ss_100C_1v60": -0.18318080903952494, "timing__setup__ws__corner:max_ss_100C_1v60": -2.668131568981656, "timing__hold__tns__corner:max_ss_100C_1v60": -2.125894853660944, "timing__setup__tns__corner:max_ss_100C_1v60": -64.20721558389018, "timing__hold__wns__corner:max_ss_100C_1v60": -0.18318080903952494, "timing__setup__wns__corner:max_ss_100C_1v60": -2.668131568981656, "timing__hold_vio__count__corner:max_ss_100C_1v60": 16, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 145, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 148, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.052858996453836536, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.052858996453836536, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13308632350634197, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.0880331388259545, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 145, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 145, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79871, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00129364, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00157195, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000263328, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00157195, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000273, "ir__drop__worst": 0.00129, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}