{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521400140439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521400140459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 18 12:08:59 2018 " "Processing started: Sun Mar 18 12:08:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521400140459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400140459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1B -c Lab2Part1B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1B -c Lab2Part1B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400140459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521400141280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521400141280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ORGate " "Found entity 1: ORGate" {  } { { "ORGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/ORGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandgate.v 1 1 " "Found 1 design units, including 1 entities, in source file nandgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NANDGate " "Found entity 1: NANDGate" {  } { { "NANDGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/NANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.v 1 1 " "Found 1 design units, including 1 entities, in source file notgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOTGate " "Found entity 1: NOTGate" {  } { { "NOTGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/NOTGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allfourgates.v 1 1 " "Found 1 design units, including 1 entities, in source file allfourgates.v" { { "Info" "ISGN_ENTITY_NAME" "1 AllFourGates " "Found entity 1: AllFourGates" {  } { { "AllFourGates.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/AllFourGates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149206 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/output_files/ExclusiveOrGate.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/output_files/ExclusiveOrGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400149216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/output_files/SecondExclusiveOrGate.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/output_files/SecondExclusiveOrGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400149216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/Part3Q.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/Part3Q.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400149226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3quartusdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file part3quartusdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Part1B " "Found entity 1: Lab2Part1B" {  } { { "Part3QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part3QuartusDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4quartusdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file part4quartusdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part4QuartusDesign " "Found entity 1: Part4QuartusDesign" {  } { { "Part4QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part4QuartusDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400149247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400149247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orout1 Part4QuartusDesign.v(23) " "Verilog HDL Implicit Net warning at Part4QuartusDesign.v(23): created implicit net for \"orout1\"" {  } { { "Part4QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part4QuartusDesign.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521400149256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orout2 Part4QuartusDesign.v(24) " "Verilog HDL Implicit Net warning at Part4QuartusDesign.v(24): created implicit net for \"orout2\"" {  } { { "Part4QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part4QuartusDesign.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521400149256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orout3 Part4QuartusDesign.v(25) " "Verilog HDL Implicit Net warning at Part4QuartusDesign.v(25): created implicit net for \"orout3\"" {  } { { "Part4QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part4QuartusDesign.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521400149256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Part1B " "Elaborating entity \"Lab2Part1B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521400149377 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "orout 0 Part3QuartusDesign.v(7) " "Net \"orout\" at Part3QuartusDesign.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Part3QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part3QuartusDesign.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521400149377 "|Lab2Part1B"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521400150777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521400152118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521400152118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521400152679 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521400152679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521400152679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521400152679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521400152879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 18 12:09:12 2018 " "Processing ended: Sun Mar 18 12:09:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521400152879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521400152879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521400152879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400152879 ""}
