<stg><name>Filter_horizontal_HW</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="13">
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="116">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="3" to="4">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="5">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="5" to="6">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="6" to="7">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="7" to="8">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="8" to="9">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="9" to="10">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="10" to="11">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="11" to="12">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="12" to="2">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0  %buffer = alloca [480 x i8], align 1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %buffer_addr_14 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="buffer_addr_14"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %buffer_addr_15 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %buffer_addr_16 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %buffer_addr_17 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="buffer_addr_17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %buffer_addr_18 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="buffer_addr_18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %buffer_addr_19 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="buffer_addr_19"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buffer_addr_20 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="buffer_addr_20"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i17 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader5:1  %Y = phi i9 [ 0, %0 ], [ %tmp_mid2_v_v, %.loopexit ]

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader5:2  %X = phi i9 [ 0, %0 ], [ %X_1, %.loopexit ]

]]></Node>
<StgValue><ssdm name="X"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5:3  %p_shl = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %Y, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="18">
<![CDATA[
.preheader5:4  %p_shl_cast = zext i18 %p_shl to i19

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.preheader5:5  %p_shl8 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %Y, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="14">
<![CDATA[
.preheader5:6  %p_shl8_cast = zext i14 %p_shl8 to i19

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5:7  %tmp_s = sub i19 %p_shl_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader5:8  %exitcond_flatten = icmp eq i17 %indvar_flatten, -3092

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader5:9  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:10  br i1 %exitcond_flatten, label %1, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:1  %exitcond = icmp eq i9 %X, -38

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5.preheader:2  %X_mid2 = select i1 %exitcond, i9 0, i9 %X

]]></Node>
<StgValue><ssdm name="X_mid2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:3  %Y_s = add i9 %Y, 1

]]></Node>
<StgValue><ssdm name="Y_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5.preheader:4  %tmp_mid2_v_v = select i1 %exitcond, i9 %Y_s, i9 %Y

]]></Node>
<StgValue><ssdm name="tmp_mid2_v_v"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5.preheader:7  %p_shl_mid1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %Y_s, i9 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="18">
<![CDATA[
.preheader5.preheader:8  %p_shl_cast_mid1 = zext i18 %p_shl_mid1 to i19

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.preheader5.preheader:9  %p_shl8_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %Y_s, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8_mid1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="14">
<![CDATA[
.preheader5.preheader:10  %p_shl8_cast_mid1 = zext i14 %p_shl8_mid1 to i19

]]></Node>
<StgValue><ssdm name="p_shl8_cast_mid1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:11  %tmp_mid1 = sub i19 %p_shl_cast_mid1, %p_shl8_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.preheader5.preheader:12  %tmp_cast_mid2_v = select i1 %exitcond, i19 %tmp_mid1, i19 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:14  %tmp_7_cast22_cast_mi = or i19 %tmp_cast_mid2_v, 6

]]></Node>
<StgValue><ssdm name="tmp_7_cast22_cast_mi"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="19">
<![CDATA[
.preheader5.preheader:15  %tmp_7_cast22_cast_mi_1 = sext i19 %tmp_7_cast22_cast_mi to i20

]]></Node>
<StgValue><ssdm name="tmp_7_cast22_cast_mi_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:22  %sum_2_cast_mid2_v = or i19 %tmp_cast_mid2_v, 3

]]></Node>
<StgValue><ssdm name="sum_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:23  %sum_2_cast_mid2 = sext i19 %sum_2_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="sum_2_cast_mid2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:24  %sum_3_cast_mid2_v = or i19 %tmp_cast_mid2_v, 4

]]></Node>
<StgValue><ssdm name="sum_3_cast_mid2_v"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:25  %sum_3_cast_mid2 = sext i19 %sum_3_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="sum_3_cast_mid2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="9">
<![CDATA[
.preheader5.preheader:29  %X_cast20_cast = zext i9 %X_mid2 to i20

]]></Node>
<StgValue><ssdm name="X_cast20_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:33  %tmp_8 = icmp eq i9 %X_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:34  br i1 %tmp_8, label %.preheader.0, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.loopexit.loopexit:0  %sum2 = add i20 %X_cast20_cast, %tmp_7_cast22_cast_mi_1

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="20">
<![CDATA[
.loopexit.loopexit:1  %sum2_cast = sext i20 %sum2 to i32

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:2  %Input_addr_14 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum2_cast

]]></Node>
<StgValue><ssdm name="Input_addr_14"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="23">
<![CDATA[
.loopexit.loopexit:3  %Input_load = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:22  %Input_addr_10 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum_2_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_10"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:23  %Input_load_11 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:27  %Input_addr_11 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum_3_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:28  %Input_load_12 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:13  %tmp_cast_mid2 = sext i19 %tmp_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_cast_mid2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="19">
<![CDATA[
.preheader5.preheader:17  %sum_cast_mid2_v_v = sext i19 %tmp_cast_mid2_v to i24

]]></Node>
<StgValue><ssdm name="sum_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader5.preheader:18  %sum_cast_mid2_v = or i24 %sum_cast_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="sum_cast_mid2_v"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="24">
<![CDATA[
.preheader5.preheader:19  %sum_cast_mid2 = zext i24 %sum_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="sum_cast_mid2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="23">
<![CDATA[
.loopexit.loopexit:3  %Input_load = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:0  %Input_addr = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %tmp_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:1  %Input_load_8 = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:5  %Input_addr_8 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:6  %Input_load_9 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:23  %Input_load_11 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:28  %Input_load_12 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:20  %sum_1_cast_mid2_v = or i19 %tmp_cast_mid2_v, 2

]]></Node>
<StgValue><ssdm name="sum_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:21  %sum_1_cast_mid2 = sext i19 %sum_1_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="sum_1_cast_mid2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader5.preheader:26  %sum_4_cast_mid2_v = or i19 %tmp_cast_mid2_v, 5

]]></Node>
<StgValue><ssdm name="sum_4_cast_mid2_v"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:27  %sum_4_cast_mid2 = sext i19 %sum_4_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="sum_4_cast_mid2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="23">
<![CDATA[
.loopexit.loopexit:3  %Input_load = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:1  %Input_load_8 = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:6  %Input_load_9 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:13  %Input_addr_9 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum_1_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_9"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:14  %Input_load_10 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:23  %Input_load_11 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:28  %Input_load_12 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:36  %Input_addr_12 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %sum_4_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_12"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:37  %Input_load_13 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:7  %X_1 = add i9 %X_mid2, 1

]]></Node>
<StgValue><ssdm name="X_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="19">
<![CDATA[
.preheader5.preheader:16  %tmp_7_cast_mid2 = sext i19 %tmp_7_cast22_cast_mi to i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast_mid2"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="23">
<![CDATA[
.loopexit.loopexit:3  %Input_load = load i8* %Input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Input_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:1  %Input_load_8 = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:6  %Input_load_9 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:14  %Input_load_10 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:23  %Input_load_11 = load i8* %Input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="Input_load_11"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:28  %Input_load_12 = load i8* %Input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Input_load_12"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:37  %Input_load_13 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:44  %Input_addr_13 = getelementptr [5184000 x i8]* %Input_r, i32 0, i32 %tmp_7_cast_mid2

]]></Node>
<StgValue><ssdm name="Input_addr_13"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:45  %Input_load_14 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:31  %tmp_22_3 = add i9 %X_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:32  %tmp_22_3_cast = zext i9 %tmp_22_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_3_cast"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:33  %buffer_addr_24 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_22_3_cast

]]></Node>
<StgValue><ssdm name="buffer_addr_24"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:34  %buffer_load_3 = load i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:37  %tmp_22_4 = add i9 %X_mid2, 4

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:38  %tmp_22_4_cast = zext i9 %tmp_22_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_4_cast"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:39  %buffer_addr_25 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_22_4_cast

]]></Node>
<StgValue><ssdm name="buffer_addr_25"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:40  %buffer_load_4 = load i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:1  %Input_load_8 = load i8* %Input_addr, align 1

]]></Node>
<StgValue><ssdm name="Input_load_8"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:6  %Input_load_9 = load i8* %Input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="Input_load_9"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:14  %Input_load_10 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:24  store i8 %Input_load_11, i8* %buffer_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
.preheader.0:25  %tmp_20_3_cast = zext i8 %Input_load_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  %tmp_21_3 = mul i16 %tmp_20_3_cast, 98

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:29  store i8 %Input_load_12, i8* %buffer_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader.0:30  %p_shl15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %Input_load_12, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="14">
<![CDATA[
.preheader.0:31  %p_shl15_cast = zext i14 %p_shl15 to i15

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0:32  %p_shl16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_12, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="9">
<![CDATA[
.preheader.0:33  %p_shl16_cast = zext i9 %p_shl16 to i15

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.0:34  %tmp_21_4 = sub i15 %p_shl15_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="15">
<![CDATA[
.preheader.0:35  %tmp_21_4_cast = sext i15 %tmp_21_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_4_cast"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:37  %Input_load_13 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:45  %Input_load_14 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:51  %tmp9 = add i16 %tmp_21_4_cast, %tmp_21_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
.preheader5.preheader:30  %X_cast5 = zext i9 %X_mid2 to i32

]]></Node>
<StgValue><ssdm name="X_cast5"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:8  %buffer_addr_21 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %X_cast5

]]></Node>
<StgValue><ssdm name="buffer_addr_21"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:9  %buffer_load = load i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:12  %tmp_22_1 = add i9 %X_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:13  %tmp_22_1_cast = zext i9 %tmp_22_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_1_cast"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:14  %buffer_addr_22 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_22_1_cast

]]></Node>
<StgValue><ssdm name="buffer_addr_22"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:15  %buffer_load_1 = load i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:34  %buffer_load_3 = load i8* %buffer_addr_24, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_3"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:40  %buffer_load_4 = load i8* %buffer_addr_25, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_4"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:2  store i8 %Input_load_8, i8* %buffer_addr_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:7  store i8 %Input_load_9, i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:14  %Input_load_10 = load i8* %Input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Input_load_10"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:37  %Input_load_13 = load i8* %Input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="Input_load_13"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:45  %Input_load_14 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="9">
<![CDATA[
.preheader5.preheader:5  %tmp_mid2_v = zext i9 %tmp_mid2_v_v to i17

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader5.preheader:6  %tmp_mid2 = mul i17 %tmp_mid2_v, 474

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:9  %buffer_load = load i8* %buffer_addr_21, align 1

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:15  %buffer_load_1 = load i8* %buffer_addr_22, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:21  %tmp_22_2 = add i9 %X_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:22  %tmp_22_2_cast = zext i9 %tmp_22_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_2_cast"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:23  %buffer_addr_23 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_22_2_cast

]]></Node>
<StgValue><ssdm name="buffer_addr_23"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:24  %buffer_load_2 = load i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
.loopexit.loopexit:35  %tmp_23_3_cast = zext i8 %buffer_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_23_3_cast"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:36  %tmp_24_3 = mul i16 %tmp_23_3_cast, 98

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.loopexit.loopexit:41  %p_shl21 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer_load_4, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="14">
<![CDATA[
.loopexit.loopexit:42  %p_shl21_cast = zext i14 %p_shl21 to i15

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.loopexit.loopexit:43  %p_shl22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load_4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:44  %p_shl22_cast = zext i9 %p_shl22 to i15

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit.loopexit:45  %tmp_24_4 = sub i15 %p_shl21_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="15">
<![CDATA[
.loopexit.loopexit:46  %tmp_24_4_cast = sext i15 %tmp_24_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_4_cast"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:47  %tmp_22_5 = add i9 %X_mid2, 5

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:48  %tmp_22_5_cast = zext i9 %tmp_22_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_5_cast"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:49  %buffer_addr_26 = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_22_5_cast

]]></Node>
<StgValue><ssdm name="buffer_addr_26"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:50  %buffer_load_5 = load i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:60  %tmp4 = add i16 %tmp_24_4_cast, %tmp_24_3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0:3  %tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="9">
<![CDATA[
.preheader.0:4  %tmp_13_cast = zext i9 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:8  %tmp_20_1_cast1 = zext i8 %Input_load_9 to i13

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast1"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.0:9  %p_shl12 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %Input_load_9, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:10  %p_shl12_cast = zext i12 %p_shl12 to i13

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:11  %tmp_21_1 = sub i13 %p_shl12_cast, %tmp_20_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="13">
<![CDATA[
.preheader.0:12  %tmp_21_1_cast = sext i13 %tmp_21_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_1_cast"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:15  store i8 %Input_load_10, i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader.0:16  %p_shl13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %Input_load_10, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="14">
<![CDATA[
.preheader.0:17  %p_shl13_cast = zext i14 %p_shl13 to i15

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0:18  %p_shl14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_10, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="9">
<![CDATA[
.preheader.0:19  %p_shl14_cast = zext i9 %p_shl14 to i15

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.0:20  %tmp_21_2 = sub i15 %p_shl13_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="15">
<![CDATA[
.preheader.0:21  %tmp_21_2_cast = sext i15 %tmp_21_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_2_cast"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:38  store i8 %Input_load_13, i8* %buffer_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:39  %tmp_20_5_cast1 = zext i8 %Input_load_13 to i13

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.0:40  %p_shl17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %Input_load_13, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:41  %p_shl17_cast = zext i12 %p_shl17 to i13

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:42  %tmp_21_5 = sub i13 %p_shl17_cast, %tmp_20_5_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="23">
<![CDATA[
.preheader.0:45  %Input_load_14 = load i8* %Input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Input_load_14"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:49  %tmp7 = add i16 %tmp_21_2_cast, %tmp_21_1_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:50  %tmp6 = add i16 %tmp_13_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127980, i64 127980, i64 127980)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="9">
<![CDATA[
.preheader5.preheader:28  %X_cast = zext i9 %X_mid2 to i17

]]></Node>
<StgValue><ssdm name="X_cast"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5.preheader:31  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5.preheader:32  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:4  %tmp_9 = add i9 %X_mid2, 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:5  %tmp_9_cast = zext i9 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.loopexit:6  %buffer_addr = getelementptr inbounds [480 x i8]* %buffer, i32 0, i32 %tmp_9_cast

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.loopexit.loopexit:7  store i8 %Input_load, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="8">
<![CDATA[
.loopexit.loopexit:16  %tmp_23_1_cast1 = zext i8 %buffer_load_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_23_1_cast1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:17  %p_shl18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buffer_load_1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="12">
<![CDATA[
.loopexit.loopexit:18  %p_shl18_cast = zext i12 %p_shl18 to i13

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit.loopexit:19  %tmp_24_1 = sub i13 %p_shl18_cast, %tmp_23_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:24  %buffer_load_2 = load i8* %buffer_addr_23, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_2"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.loopexit.loopexit:25  %p_shl19 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer_load_2, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="14">
<![CDATA[
.loopexit.loopexit:26  %p_shl19_cast = zext i14 %p_shl19 to i15

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.loopexit.loopexit:27  %p_shl20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load_2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:28  %p_shl20_cast = zext i9 %p_shl20 to i15

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit.loopexit:29  %tmp_24_2 = sub i15 %p_shl19_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:50  %buffer_load_5 = load i8* %buffer_addr_26, align 1

]]></Node>
<StgValue><ssdm name="buffer_load_5"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="8">
<![CDATA[
.loopexit.loopexit:51  %tmp_23_5_cast1 = zext i8 %buffer_load_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_23_5_cast1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.loopexit.loopexit:52  %p_shl23 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buffer_load_5, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="12">
<![CDATA[
.loopexit.loopexit:53  %p_shl23_cast = zext i12 %p_shl23 to i13

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit.loopexit:54  %tmp_24_5 = sub i13 %p_shl23_cast, %tmp_23_5_cast1

]]></Node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:43  %tmp_21_5_cast = sext i13 %tmp_21_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_21_5_cast"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.0:46  store i8 %Input_load_14, i8* %buffer_addr_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0:47  %tmp_21_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="9">
<![CDATA[
.preheader.0:48  %tmp_21_6_cast = zext i9 %tmp_21_6 to i14

]]></Node>
<StgValue><ssdm name="tmp_21_6_cast"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:52  %tmp10 = add i14 %tmp_21_6_cast, %tmp_21_5_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
.preheader.0:53  %tmp10_cast = sext i14 %tmp10 to i16

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:54  %tmp8 = add i16 %tmp9, %tmp10_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:55  %Sum_5_6 = add i16 %tmp6, %tmp8

]]></Node>
<StgValue><ssdm name="Sum_5_6"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit:2  %sum5 = add i17 %X_cast, %tmp_mid2

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.loopexit.loopexit:10  %tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:11  %tmp_15_cast = zext i9 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="13">
<![CDATA[
.loopexit.loopexit:20  %tmp_24_1_cast = sext i13 %tmp_24_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_1_cast"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
.loopexit.loopexit:30  %tmp_24_2_cast = sext i15 %tmp_24_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_2_cast"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="13">
<![CDATA[
.loopexit.loopexit:55  %tmp_24_5_cast = sext i13 %tmp_24_5 to i14

]]></Node>
<StgValue><ssdm name="tmp_24_5_cast"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.loopexit.loopexit:56  %tmp_24_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24_6"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="9">
<![CDATA[
.loopexit.loopexit:57  %tmp_24_6_cast = zext i9 %tmp_24_6 to i14

]]></Node>
<StgValue><ssdm name="tmp_24_6_cast"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:58  %tmp2 = add i16 %tmp_24_2_cast, %tmp_24_1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:59  %tmp1 = add i16 %tmp_15_cast, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit.loopexit:61  %tmp5 = add i14 %tmp_24_6_cast, %tmp_24_5_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
.loopexit.loopexit:62  %tmp5_cast = sext i14 %tmp5 to i16

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:63  %tmp3 = add i16 %tmp4, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:64  %Sum_6_6 = add i16 %tmp1, %tmp3

]]></Node>
<StgValue><ssdm name="Sum_6_6"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:56  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:65  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %Sum_2 = phi i16 [ %Sum_6_6, %.loopexit.loopexit ], [ %Sum_5_6, %.preheader.0 ]

]]></Node>
<StgValue><ssdm name="Sum_2"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:1  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %Sum_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="17">
<![CDATA[
.loopexit:3  %sum5_cast = zext i17 %sum5 to i32

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="19" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:4  %Output_addr = getelementptr [518400 x i8]* %Output_r, i32 0, i32 %sum5_cast

]]></Node>
<StgValue><ssdm name="Output_addr"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="19">
<![CDATA[
.loopexit:5  store i8 %tmp_6, i8* %Output_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:8  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
