<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1032" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1032{left:579px;bottom:68px;letter-spacing:0.1px;}
#t2_1032{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1032{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1032{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1032{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1032{left:359px;bottom:714px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1032{left:69px;bottom:601px;letter-spacing:0.11px;}
#t8_1032{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_1032{left:69px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_1032{left:69px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tb_1032{left:69px;bottom:526px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tc_1032{left:69px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_1032{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#te_1032{left:69px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_1032{left:69px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1032{left:69px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_1032{left:69px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_1032{left:69px;bottom:387px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_1032{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1032{left:69px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tl_1032{left:69px;bottom:331px;letter-spacing:-0.16px;}
#tm_1032{left:69px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1032{left:69px;bottom:291px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_1032{left:69px;bottom:251px;letter-spacing:0.13px;}
#tp_1032{left:69px;bottom:227px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tq_1032{left:90px;bottom:209px;letter-spacing:-0.12px;}
#tr_1032{left:90px;bottom:190px;letter-spacing:-0.13px;}
#ts_1032{left:90px;bottom:172px;letter-spacing:-0.13px;}
#tt_1032{left:90px;bottom:154px;letter-spacing:-0.13px;}
#tu_1032{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tv_1032{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tw_1032{left:393px;bottom:1065px;letter-spacing:-0.09px;}
#tx_1032{left:393px;bottom:1050px;letter-spacing:-0.18px;}
#ty_1032{left:431px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tz_1032{left:431px;bottom:1050px;letter-spacing:-0.14px;}
#t10_1032{left:431px;bottom:1034px;letter-spacing:-0.13px;}
#t11_1032{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1032{left:504px;bottom:1050px;letter-spacing:-0.12px;}
#t13_1032{left:504px;bottom:1034px;letter-spacing:-0.12px;}
#t14_1032{left:575px;bottom:1065px;letter-spacing:-0.13px;}
#t15_1032{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_1032{left:161px;bottom:1018px;}
#t17_1032{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_1032{left:70px;bottom:828px;letter-spacing:-0.14px;}
#t19_1032{left:69px;bottom:809px;letter-spacing:-0.1px;word-spacing:-0.43px;}
#t1a_1032{left:644px;bottom:816px;}
#t1b_1032{left:658px;bottom:809px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1c_1032{left:84px;bottom:792px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_1032{left:84px;bottom:775px;letter-spacing:-0.11px;}
#t1e_1032{left:212px;bottom:782px;}
#t1f_1032{left:226px;bottom:775px;letter-spacing:-0.12px;}
#t1g_1032{left:393px;bottom:1011px;letter-spacing:-0.21px;}
#t1h_1032{left:431px;bottom:1011px;letter-spacing:-0.17px;}
#t1i_1032{left:504px;bottom:1011px;letter-spacing:-0.15px;}
#t1j_1032{left:575px;bottom:1011px;letter-spacing:-0.1px;}
#t1k_1032{left:575px;bottom:995px;letter-spacing:-0.12px;}
#t1l_1032{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_1032{left:74px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_1032{left:393px;bottom:967px;letter-spacing:-0.21px;}
#t1o_1032{left:431px;bottom:967px;letter-spacing:-0.17px;}
#t1p_1032{left:504px;bottom:967px;letter-spacing:-0.15px;}
#t1q_1032{left:575px;bottom:967px;letter-spacing:-0.1px;}
#t1r_1032{left:575px;bottom:950px;letter-spacing:-0.12px;}
#t1s_1032{left:74px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_1032{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_1032{left:393px;bottom:923px;letter-spacing:-0.16px;}
#t1v_1032{left:431px;bottom:923px;letter-spacing:-0.18px;}
#t1w_1032{left:504px;bottom:923px;letter-spacing:-0.15px;}
#t1x_1032{left:575px;bottom:923px;letter-spacing:-0.11px;}
#t1y_1032{left:575px;bottom:906px;letter-spacing:-0.12px;}
#t1z_1032{left:74px;bottom:878px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1032{left:74px;bottom:857px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_1032{left:393px;bottom:878px;letter-spacing:-0.17px;}
#t22_1032{left:431px;bottom:878px;letter-spacing:-0.16px;}
#t23_1032{left:504px;bottom:878px;letter-spacing:-0.15px;}
#t24_1032{left:575px;bottom:878px;letter-spacing:-0.11px;}
#t25_1032{left:575px;bottom:862px;letter-spacing:-0.12px;}
#t26_1032{left:85px;bottom:693px;letter-spacing:-0.14px;}
#t27_1032{left:191px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t28_1032{left:368px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t29_1032{left:547px;bottom:693px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2a_1032{left:726px;bottom:693px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2b_1032{left:94px;bottom:668px;letter-spacing:-0.21px;}
#t2c_1032{left:174px;bottom:668px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_1032{left:359px;bottom:668px;letter-spacing:-0.12px;}
#t2e_1032{left:568px;bottom:668px;letter-spacing:-0.1px;}
#t2f_1032{left:747px;bottom:668px;letter-spacing:-0.12px;}
#t2g_1032{left:90px;bottom:644px;letter-spacing:-0.16px;}
#t2h_1032{left:174px;bottom:644px;letter-spacing:-0.12px;}
#t2i_1032{left:364px;bottom:644px;letter-spacing:-0.11px;}
#t2j_1032{left:538px;bottom:644px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_1032{left:747px;bottom:644px;letter-spacing:-0.12px;}

.s1_1032{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1032{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1032{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1032{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1032{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1032{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1032{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1032{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1032{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_1032{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1032" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1032Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1032" style="-webkit-user-select: none;"><object width="935" height="1210" data="1032/1032.svg" type="image/svg+xml" id="pdf1032" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1032" class="t s1_1032">PHSUBSW—Packed Horizontal Subtract and Saturate </span>
<span id="t2_1032" class="t s2_1032">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1032" class="t s1_1032">4-298 </span><span id="t4_1032" class="t s1_1032">Vol. 2B </span>
<span id="t5_1032" class="t s3_1032">PHSUBSW—Packed Horizontal Subtract and Saturate </span>
<span id="t6_1032" class="t s4_1032">Instruction Operand Encoding </span>
<span id="t7_1032" class="t s4_1032">Description </span>
<span id="t8_1032" class="t s5_1032">(V)PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the </span>
<span id="t9_1032" class="t s5_1032">most significant word from the least significant word of each pair in the source and destination operands. The </span>
<span id="ta_1032" class="t s5_1032">signed, saturated 16-bit results are packed to the destination operand (first operand). When the source operand is </span>
<span id="tb_1032" class="t s5_1032">a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception </span>
<span id="tc_1032" class="t s5_1032">(#GP) will be generated. </span>
<span id="td_1032" class="t s5_1032">Legacy SSE version: Both operands can be MMX registers. The second source operand can be an MMX register or a </span>
<span id="te_1032" class="t s5_1032">64-bit memory location. </span>
<span id="tf_1032" class="t s5_1032">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tg_1032" class="t s5_1032">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding YMM destina- </span>
<span id="th_1032" class="t s5_1032">tion register remain unchanged. </span>
<span id="ti_1032" class="t s5_1032">In 64-bit mode, use the REX prefix to access additional registers. </span>
<span id="tj_1032" class="t s5_1032">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="tk_1032" class="t s5_1032">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the destination YMM register are </span>
<span id="tl_1032" class="t s5_1032">zeroed. </span>
<span id="tm_1032" class="t s5_1032">VEX.256 encoded version: The first source and destination operands are YMM registers. The second source </span>
<span id="tn_1032" class="t s5_1032">operand can be an YMM register or a 256-bit memory location. </span>
<span id="to_1032" class="t s4_1032">Operation </span>
<span id="tp_1032" class="t s6_1032">PHSUBSW (With 64-bit Operands) </span>
<span id="tq_1032" class="t s7_1032">mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]); </span>
<span id="tr_1032" class="t s7_1032">mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]); </span>
<span id="ts_1032" class="t s7_1032">mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]); </span>
<span id="tt_1032" class="t s7_1032">mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]); </span>
<span id="tu_1032" class="t s6_1032">Opcode/ </span>
<span id="tv_1032" class="t s6_1032">Instruction </span>
<span id="tw_1032" class="t s6_1032">Op/ </span>
<span id="tx_1032" class="t s6_1032">En </span>
<span id="ty_1032" class="t s6_1032">64/32 bit </span>
<span id="tz_1032" class="t s6_1032">Mode </span>
<span id="t10_1032" class="t s6_1032">Support </span>
<span id="t11_1032" class="t s6_1032">CPUID </span>
<span id="t12_1032" class="t s6_1032">Feature </span>
<span id="t13_1032" class="t s6_1032">Flag </span>
<span id="t14_1032" class="t s6_1032">Description </span>
<span id="t15_1032" class="t s7_1032">NP 0F 38 07 /r </span>
<span id="t16_1032" class="t s8_1032">1 </span>
<span id="t17_1032" class="t s7_1032">PHSUBSW mm1, mm2/m64 </span>
<span id="t18_1032" class="t s9_1032">NOTES: </span>
<span id="t19_1032" class="t s7_1032">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1a_1032" class="t sa_1032">® </span>
<span id="t1b_1032" class="t s7_1032">64 and IA-32 Architectures Soft- </span>
<span id="t1c_1032" class="t s7_1032">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t1d_1032" class="t s7_1032">Registers,” in the Intel </span>
<span id="t1e_1032" class="t sa_1032">® </span>
<span id="t1f_1032" class="t s7_1032">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1g_1032" class="t s7_1032">RM </span><span id="t1h_1032" class="t s7_1032">V/V </span><span id="t1i_1032" class="t s7_1032">SSSE3 </span><span id="t1j_1032" class="t s7_1032">Subtract 16-bit signed integer horizontally, </span>
<span id="t1k_1032" class="t s7_1032">pack saturated integers to mm1. </span>
<span id="t1l_1032" class="t s7_1032">66 0F 38 07 /r </span>
<span id="t1m_1032" class="t s7_1032">PHSUBSW xmm1, xmm2/m128 </span>
<span id="t1n_1032" class="t s7_1032">RM </span><span id="t1o_1032" class="t s7_1032">V/V </span><span id="t1p_1032" class="t s7_1032">SSSE3 </span><span id="t1q_1032" class="t s7_1032">Subtract 16-bit signed integer horizontally, </span>
<span id="t1r_1032" class="t s7_1032">pack saturated integers to xmm1. </span>
<span id="t1s_1032" class="t s7_1032">VEX.128.66.0F38.WIG 07 /r </span>
<span id="t1t_1032" class="t s7_1032">VPHSUBSW xmm1, xmm2, xmm3/m128 </span>
<span id="t1u_1032" class="t s7_1032">RVM </span><span id="t1v_1032" class="t s7_1032">V/V </span><span id="t1w_1032" class="t s7_1032">AVX </span><span id="t1x_1032" class="t s7_1032">Subtract 16-bit signed integer horizontally, </span>
<span id="t1y_1032" class="t s7_1032">pack saturated integers to xmm1. </span>
<span id="t1z_1032" class="t s7_1032">VEX.256.66.0F38.WIG 07 /r </span>
<span id="t20_1032" class="t s7_1032">VPHSUBSW ymm1, ymm2, ymm3/m256 </span>
<span id="t21_1032" class="t s7_1032">RVM </span><span id="t22_1032" class="t s7_1032">V/V </span><span id="t23_1032" class="t s7_1032">AVX2 </span><span id="t24_1032" class="t s7_1032">Subtract 16-bit signed integer horizontally, </span>
<span id="t25_1032" class="t s7_1032">pack saturated integers to ymm1. </span>
<span id="t26_1032" class="t s6_1032">Op/En </span><span id="t27_1032" class="t s6_1032">Operand 1 </span><span id="t28_1032" class="t s6_1032">Operand 2 </span><span id="t29_1032" class="t s6_1032">Operand 3 </span><span id="t2a_1032" class="t s6_1032">Operand 4 </span>
<span id="t2b_1032" class="t s7_1032">RM </span><span id="t2c_1032" class="t s7_1032">ModRM:reg (r, w) </span><span id="t2d_1032" class="t s7_1032">ModRM:r/m (r) </span><span id="t2e_1032" class="t s7_1032">N/A </span><span id="t2f_1032" class="t s7_1032">N/A </span>
<span id="t2g_1032" class="t s7_1032">RVM </span><span id="t2h_1032" class="t s7_1032">ModRM:reg (r, w) </span><span id="t2i_1032" class="t s7_1032">VEX.vvvv (r) </span><span id="t2j_1032" class="t s7_1032">ModRM:r/m (r) </span><span id="t2k_1032" class="t s7_1032">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
