- [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=), [Uri C. Weiser](http://dblp2.uni-trier.de/pers/hd/w/Weiser:Uri_C=), [Ronny Ronen](http://dblp2.uni-trier.de/pers/hd/r/Ronen:Ronny):
  37th International Symposium on Computer Architecture (ISCA 2010), June 19-23, 2010, Saint-Malo, France. ACM 2010, ISBN 978-1-4503-0053-7

## Keynote

- [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  Moving the needle, computer architecture research in academe and industry. 1

## Energy efficiency

- [Yasuko Watanabe](http://dblp2.uni-trier.de/pers/hd/w/Watanabe:Yasuko), [John D. Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:John_D=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  WiDGET: Wisconsin decoupled grid execution tiles. 2-13

- [Dan Gibson](http://dblp2.uni-trier.de/pers/hd/g/Gibson:Dan), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  Forwardflow: a scalable core for power-constrained CMPs. 14-25

- [Omid Azizi](http://dblp2.uni-trier.de/pers/hd/a/Azizi:Omid), [Aqeel Mahesri](http://dblp2.uni-trier.de/pers/hd/m/Mahesri:Aqeel), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=), [Sanjay J. Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Sanjay_J=), [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis. 26-36

- [Rehan Hameed](http://dblp2.uni-trier.de/pers/hd/h/Hameed:Rehan), [Wajahat Qadeer](http://dblp2.uni-trier.de/pers/hd/q/Qadeer:Wajahat), [Megan Wachs](http://dblp2.uni-trier.de/pers/hd/w/Wachs:Megan), [Omid Azizi](http://dblp2.uni-trier.de/pers/hd/a/Azizi:Omid), [Alex Solomatnikov](http://dblp2.uni-trier.de/pers/hd/s/Solomatnikov:Alex), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=), [Stephen Richardson](http://dblp2.uni-trier.de/pers/hd/r/Richardson:Stephen), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos), [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  **Understanding sources of inefficiency in general-purpose chips**. 37-47

## Caches

- [Thomas W. Barr](http://dblp2.uni-trier.de/pers/hd/b/Barr:Thomas_W=), [Alan L. Cox](http://dblp2.uni-trier.de/pers/hd/c/Cox:Alan_L=), [Scott Rixner](http://dblp2.uni-trier.de/pers/hd/r/Rixner:Scott):
  **Translation caching: skip, don't walk (the page table)**. 48-59
- [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Kevin B. Theobald](http://dblp2.uni-trier.de/pers/hd/t/Theobald:Kevin_B=), [Simon C. Steely Jr.](http://dblp2.uni-trier.de/pers/hd/s/Steely_Jr=:Simon_C=), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  **High performance cache replacement using re-reference interval prediction (RRIP)**. 60-71
- [Jeffrey Stuecheli](http://dblp2.uni-trier.de/pers/hd/s/Stuecheli:Jeffrey), [Dimitris Kaseridis](http://dblp2.uni-trier.de/pers/hd/k/Kaseridis:Dimitris), [David Daly](http://dblp2.uni-trier.de/pers/hd/d/Daly:David), [Hillery C. Hunter](http://dblp2.uni-trier.de/pers/hd/h/Hunter:Hillery_C=), [Lizy K. John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_K=):
  **The virtual write queue: coordinating DRAM and last-level cache policies**. 72-82
- [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Wei Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Wei), [Dinesh Somasekhar](http://dblp2.uni-trier.de/pers/hd/s/Somasekhar:Dinesh), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien):
  Reducing cache power with low-cost, multi-bit error-correcting codes. 83-93

## Emerging technologies and interconnect

- [Jing Xue](http://dblp2.uni-trier.de/pers/hd/x/Xue:Jing), [Alok Garg](http://dblp2.uni-trier.de/pers/hd/g/Garg:Alok), [Berkehan Ciftcioglu](http://dblp2.uni-trier.de/pers/hd/c/Ciftcioglu:Berkehan), [Jianyun Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Jianyun), [Shang Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Shang), [Ioannis Savidis](http://dblp2.uni-trier.de/pers/hd/s/Savidis:Ioannis), [Manish Jain](http://dblp2.uni-trier.de/pers/hd/j/Jain:Manish), [Rebecca Berman](http://dblp2.uni-trier.de/pers/hd/b/Berman:Rebecca), [Peng Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Peng), [Michael C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Michael_C=), [Hui Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Hui), [Eby G. Friedman](http://dblp2.uni-trier.de/pers/hd/f/Friedman:Eby_G=), [Gary Wicks](http://dblp2.uni-trier.de/pers/hd/w/Wicks:Gary), [Duncan Moore](http://dblp2.uni-trier.de/pers/hd/m/Moore:Duncan):
  An intra-chip free-space optical interconnect. 94-105

- [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Thomas Moscibroda](http://dblp2.uni-trier.de/pers/hd/m/Moscibroda:Thomas), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Aérgia: exploiting packet latency slack in on-chip networks. 106-116

- [Pranay Koka](http://dblp2.uni-trier.de/pers/hd/k/Koka:Pranay), [Michael O. McCracken](http://dblp2.uni-trier.de/pers/hd/m/McCracken:Michael_O=), [Herb Schwetman](http://dblp2.uni-trier.de/pers/hd/s/Schwetman:Herb), [Xuezhe Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Xuezhe), [Ron Ho](http://dblp2.uni-trier.de/pers/hd/h/Ho:Ron), [Ashok V. Krishnamoorthy](http://dblp2.uni-trier.de/pers/hd/k/Krishnamoorthy:Ashok_V=):
  Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. 117-128

- [Scott Beamer](http://dblp2.uni-trier.de/pers/hd/b/Beamer:Scott), [Chen Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Chen), [Yong-Jin Kwon](http://dblp2.uni-trier.de/pers/hd/k/Kwon:Yong=Jin), [Ajay Joshi](http://dblp2.uni-trier.de/pers/hd/j/Joshi:Ajay), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher), [Vladimir Stojanovic](http://dblp2.uni-trier.de/pers/hd/s/Stojanovic:Vladimir), [Krste Asanovic](http://dblp2.uni-trier.de/pers/hd/a/Asanovic:Krste):
  Re-architecting DRAM memory systems with monolithically integrated silicon photonics. 129-140

## Memory subsystems

- [Stuart E. Schechter](http://dblp2.uni-trier.de/pers/hd/s/Schechter:Stuart_E=), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug):
  **Use ECP, not ECC, for hard failures in resistive memories**. 141-152

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele), [Luis Alfonso Lastras-Montaño](http://dblp2.uni-trier.de/pers/hd/l/Lastras=Monta=ntilde=o:Luis_Alfonso), [John P. Karidis](http://dblp2.uni-trier.de/pers/hd/k/Karidis:John_P=):
  **Morphable memory system: a robust architecture for exploiting multi-level phase change memories**. 153-162

- [Timothy Pritchett](http://dblp2.uni-trier.de/pers/hd/p/Pritchett:Timothy), [Mithuna Thottethodi](http://dblp2.uni-trier.de/pers/hd/t/Thottethodi:Mithuna):
  SieveStore: a highly-selective, ensemble-level disk cache for cost-performance. 163-174

- [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Niladrish Chatterjee](http://dblp2.uni-trier.de/pers/hd/c/Chatterjee:Niladrish), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  **Rethinking DRAM design and organization for energy-constrained multi-cores**. 175-186

## Productivity and debugging

- [Yunji Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yunji), [Weiwu Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Weiwu), [Tianshi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tianshi), [Ruiyang Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Ruiyang):
  LReplay: a pending period based deterministic replay scheme. 187-197

- [Gwendolyn Voskuilen](http://dblp2.uni-trier.de/pers/hd/v/Voskuilen:Gwendolyn), [Faraz Ahmad](http://dblp2.uni-trier.de/pers/hd/a/Ahmad:Faraz), [T. N. Vijaykumar](http://dblp2.uni-trier.de/pers/hd/v/Vijaykumar:T=_N=):
  Timetraveler: exploiting acyclic races for optimizing memory race recording. 198-209

- [Brandon Lucia](http://dblp2.uni-trier.de/pers/hd/l/Lucia:Brandon), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Shaz Qadeer](http://dblp2.uni-trier.de/pers/hd/q/Qadeer:Shaz), [Hans-Juergen Boehm](http://dblp2.uni-trier.de/pers/hd/b/Boehm:Hans=Juergen):
  Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races. 210-221

- [Brandon Lucia](http://dblp2.uni-trier.de/pers/hd/l/Lucia:Brandon), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin):
  ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations. 222-233

## Keynote

- [Mary Jane Irwin](http://dblp2.uni-trier.de/pers/hd/i/Irwin:Mary_Jane):
  Shared caches in multicores: the good, the bad, and the ugly. 234

## Acceleration architecture

- [Jiayuan Meng](http://dblp2.uni-trier.de/pers/hd/m/Meng:Jiayuan), [David Tarjan](http://dblp2.uni-trier.de/pers/hd/t/Tarjan:David), [Kevin Skadron](http://dblp2.uni-trier.de/pers/hd/s/Skadron:Kevin):
  Dynamic warp subdivision for integrated branch and memory divergence tolerance. 235-246

- [Srimat T. Chakradhar](http://dblp2.uni-trier.de/pers/hd/c/Chakradhar:Srimat_T=), [Murugan Sankaradass](http://dblp2.uni-trier.de/pers/hd/s/Sankaradass:Murugan), [Venkata Jakkula](http://dblp2.uni-trier.de/pers/hd/j/Jakkula:Venkata), [Srihari Cadambi](http://dblp2.uni-trier.de/pers/hd/c/Cadambi:Srihari):
  A dynamically configurable coprocessor for convolutional neural networks. 247-257

## Threading

- [Colin Blundell](http://dblp2.uni-trier.de/pers/hd/b/Blundell:Colin), [Arun Raghavan](http://dblp2.uni-trier.de/pers/hd/r/Raghavan:Arun), [Milo M. K. Martin](http://dblp2.uni-trier.de/pers/hd/m/Martin:Milo_M=_K=):
  RETCON: transactional repair without replay. 258-269

- [Janghaeng Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Janghaeng), [Haicheng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Haicheng), [Madhumitha Ravichandran](http://dblp2.uni-trier.de/pers/hd/r/Ravichandran:Madhumitha), [Nathan Clark](http://dblp2.uni-trier.de/pers/hd/c/Clark:Nathan):
  Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications. 270-279

## Simulation technologies and real system evaluation

- [Sunpyo Hong](http://dblp2.uni-trier.de/pers/hd/h/Hong:Sunpyo), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  An integrated GPU power and performance model. 280-289

- [Zhangxi Tan](http://dblp2.uni-trier.de/pers/hd/t/Tan:Zhangxi), [Andrew Waterman](http://dblp2.uni-trier.de/pers/hd/w/Waterman:Andrew), [Henry Cook](http://dblp2.uni-trier.de/pers/hd/c/Cook:Henry), [Sarah Bird](http://dblp2.uni-trier.de/pers/hd/b/Bird:Sarah), [Krste Asanovic](http://dblp2.uni-trier.de/pers/hd/a/Asanovic:Krste), [David A. Patterson](http://dblp2.uni-trier.de/pers/hd/p/Patterson:David_A=):
  A case for FAME: FPGA architecture model execution. 290-301

- [Geoffrey Blake](http://dblp2.uni-trier.de/pers/hd/b/Blake:Geoffrey), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=), [Krisztián Flautner](http://dblp2.uni-trier.de/pers/hd/f/Flautner:Kriszti=aacute=n):
  Evolution of thread-level parallelism in desktop applications. 302-313

## Cluster and data center

- [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=), [Trishul M. Chilimbi](http://dblp2.uni-trier.de/pers/hd/c/Chilimbi:Trishul_M=), [Kushagra Vaid](http://dblp2.uni-trier.de/pers/hd/v/Vaid:Kushagra):
  Web search using mobile cores: quantifying and mitigating the price of efficiency. 314-325

- [Vijayaraghavan Soundararajan](http://dblp2.uni-trier.de/pers/hd/s/Soundararajan:Vijayaraghavan), [Jennifer M. Anderson](http://dblp2.uni-trier.de/pers/hd/a/Anderson:Jennifer_M=):
  The impact of management operations on the virtualized datacenter. 326-337

- [Dennis Abts](http://dblp2.uni-trier.de/pers/hd/a/Abts:Dennis), [Michael R. Marty](http://dblp2.uni-trier.de/pers/hd/m/Marty:Michael_R=), [Philip M. Wells](http://dblp2.uni-trier.de/pers/hd/w/Wells:Philip_M=), [Peter Klausler](http://dblp2.uni-trier.de/pers/hd/k/Klausler:Peter), [Hong Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Hong):
  Energy proportional datacenter networks. 338-347

## Keynote

- [Charles P. Thacker](http://dblp2.uni-trier.de/pers/hd/t/Thacker:Charles_P=):
  Improving the future by examining the past. 348

- [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier):
  The rebirth of neural networks. 349

## QOB

- [Eric Keller](http://dblp2.uni-trier.de/pers/hd/k/Keller:Eric), [Jakub Szefer](http://dblp2.uni-trier.de/pers/hd/s/Szefer:Jakub), [Jennifer Rexford](http://dblp2.uni-trier.de/pers/hd/r/Rexford:Jennifer), [Ruby B. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Ruby_B=):
  NoHype: virtualized cloud infrastructure without the virtualization. 350-361

- [Stijn Eyerman](http://dblp2.uni-trier.de/pers/hd/e/Eyerman:Stijn), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven):
  **Modeling critical sections in Amdahl's law and its implications for multicore design**. 362-370

- [Xiaochen Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Xiaochen), [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin), [Tolga Soyata](http://dblp2.uni-trier.de/pers/hd/s/Soyata:Tolga):
  **Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing**. 371-382

## Security

- [Nak Hee Seong](http://dblp2.uni-trier.de/pers/hd/s/Seong:Nak_Hee), [Dong Hyuk Woo](http://dblp2.uni-trier.de/pers/hd/w/Woo:Dong_Hyuk), [Hsien-Hsin S. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hsien=Hsin_S=):
  **Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping**. 383-394

- [Ruirui C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Ruirui_C=), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  IVEC: off-chip memory integrity protection for both security and reliability. 395-406

- [Arrvindh Shriraman](http://dblp2.uni-trier.de/pers/hd/s/Shriraman:Arrvindh), [Sandhya Dwarkadas](http://dblp2.uni-trier.de/pers/hd/d/Dwarkadas:Sandhya):
  Sentry: light-weight auxiliary memory access control. 407-418

## Multi-core

- [Enric Herrero](http://dblp2.uni-trier.de/pers/hd/h/Herrero:Enric), [José González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez:Jos=eacute=), [Ramon Canal](http://dblp2.uni-trier.de/pers/hd/c/Canal:Ramon):
  Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors. 419-428

- [John H. Kelm](http://dblp2.uni-trier.de/pers/hd/k/Kelm:John_H=), [Daniel R. Johnson](http://dblp2.uni-trier.de/pers/hd/j/Johnson:Daniel_R=), [William Tuohy](http://dblp2.uni-trier.de/pers/hd/t/Tuohy:William), [Steven S. Lumetta](http://dblp2.uni-trier.de/pers/hd/l/Lumetta:Steven_S=), [Sanjay J. Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Sanjay_J=):
  Cohesion: a hybrid memory model for accelerators. 429-440

- [M. Aater Suleman](http://dblp2.uni-trier.de/pers/hd/s/Suleman:M=_Aater), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [José A. Joao](http://dblp2.uni-trier.de/pers/hd/j/Joao:Jos=eacute=_A=), [Khubaib](http://dblp2.uni-trier.de/pers/hd/k/Khubaib:), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Data marshaling for multi-core architectures. 441-450

- [Victor W. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Victor_W=), [Changkyu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Changkyu), [Jatin Chhugani](http://dblp2.uni-trier.de/pers/hd/c/Chhugani:Jatin), [Michael Deisher](http://dblp2.uni-trier.de/pers/hd/d/Deisher:Michael), [Daehyun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Daehyun), [Anthony D. Nguyen](http://dblp2.uni-trier.de/pers/hd/n/Nguyen:Anthony_D=), [Nadathur Satish](http://dblp2.uni-trier.de/pers/hd/s/Satish:Nadathur), [Mikhail Smelyanskiy](http://dblp2.uni-trier.de/pers/hd/s/Smelyanskiy:Mikhail), [Srinivas Chennupaty](http://dblp2.uni-trier.de/pers/hd/c/Chennupaty:Srinivas), [Per Hammarlund](http://dblp2.uni-trier.de/pers/hd/h/Hammarlund:Per), [Ronak Singhal](http://dblp2.uni-trier.de/pers/hd/s/Singhal:Ronak), [Pradeep Dubey](http://dblp2.uni-trier.de/pers/hd/d/Dubey:Pradeep):
  **Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU**. 451-460

## Reliability and fault-tolerance

- [Vilas Sridharan](http://dblp2.uni-trier.de/pers/hd/s/Sridharan:Vilas), [David R. Kaeli](http://dblp2.uni-trier.de/pers/hd/k/Kaeli:David_R=):
  Using hardware vulnerability factors to enhance AVF analysis. 461-472

- [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Shuguang Feng](http://dblp2.uni-trier.de/pers/hd/f/Feng:Shuguang), [Shantanu Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Shantanu), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Necromancer: enhancing system throughput by animating dead cores. 473-484

- [Guihai Yan](http://dblp2.uni-trier.de/pers/hd/y/Yan:Guihai), [Xiaoyao Liang](http://dblp2.uni-trier.de/pers/hd/l/Liang:Xiaoyao), [Yinhe Han](http://dblp2.uni-trier.de/pers/hd/h/Han:Yinhe), [Xiaowei Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0001:Xiaowei):
  Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors. 485-496

- [Marc de Kruijf](http://dblp2.uni-trier.de/pers/hd/k/Kruijf:Marc_de), [Shuou Nomura](http://dblp2.uni-trier.de/pers/hd/n/Nomura:Shuou), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Relax: an architectural framework for software recovery of hardware faults. 497-508