# Post 01

SystemVerilog Introduction: [link][https://bitvector.dev/ghost/#/editor/post/633b72fc5e918b184f1c1407]
