Version 3.2 HI-TECH Software Intermediate Code
"8 ../../LIBC/NVM/svc_nvm.c
[c E2952 0 1 2 3 4 5 6 7 8 9 .. ]
[n E2952 . NVM_NWDATA NVM_TIMEPROG NVM_ACTMODE NVM_PIRDATA NVM_THERMO NVM_RUNTIME NVM_LOADPOWER NVM_SWITCH NVM_TIMEPROG2 NVM_NUM_BLOCKS  ]
"26 ../nvm_block_cfg.h
[v _RAM_NWID `uc ~T0 @X0 -> 0 `x e ]
"31
[v _RAM_TIMEPROGRAM `uc ~T0 @X0 -> 0 `x e ]
"36
[s S358 `uc 1 `uc 1 `uc 1 `uc 1 `us 1 `uc 1 ]
[n S358 . byPROGPIRCMD ActType PulseNum PulseDelay CMDTime CtrlNAD ]
"50
[v _RAM_ACTMODE `S358 ~T0 @X0 0 e ]
"11 ../../LIBC/PRESENCE\app_Presence.h
[s S359 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `us 1 `us 1 ]
[n S359 . PIR_CTRL NAD1 NAD2 NAD3 NAD4 PIR_TIME PIR_TIME_NIGHT ]
"59 ../nvm_block_cfg.h
[v _RAM_PIRDATA `S359 ~T0 @X0 0 e ]
"62
[s S360 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S360 . DELAY HOLD RAMP DOWN PWM_OFF PWM_ON PWM_REG PWM_PERIOD ]
"76
[v _RAM_THERMO `S360 ~T0 @X0 0 e ]
"79
[s S361 `ul 1 `ul 1 ]
[n S361 . LoadEnergy1 LoadEnergy2 ]
"85
[v _RAM_RUNTIME `S361 ~T0 @X0 0 e ]
"90
[s S362 `us 1 `us 1 ]
[n S362 . LoadPower1 LoadPower2 ]
"95
[v _RAM_LOADPOWER `S362 ~T0 @X0 0 e ]
"103
[s S363 `uc 1 `uc 1 `uc 1 `uc 1 `us 1 ]
[n S363 . Mode CtrlNAD1 CtrlNAD2 CtrlNAD3 CMDTime ]
"110
[v _RAM_SWITCHDATA `S363 ~T0 @X0 0 e ]
"32
[v _RAM_TIMEPROGRAM2 `uc ~T0 @X0 -> 0 `x e ]
"27
[v _ROM_NWID `Cuc ~T0 @X0 -> 0 `x e ]
"34
[v _ROM_TIMEPROGRAM `Cuc ~T0 @X0 -> 0 `x e ]
"51
[v _ROM_ACTMODE `CS358 ~T0 @X0 0 e ]
"60
[v _ROM_PIRDATA `CS359 ~T0 @X0 0 e ]
"77
[v _ROM_THERMO `CS360 ~T0 @X0 0 e ]
"86
[v _ROM_RUNTIME `CS361 ~T0 @X0 0 e ]
"96
[v _ROM_LOADPOWER `CS362 ~T0 @X0 0 e ]
"111
[v _ROM_SWITCHDATA `CS363 ~T0 @X0 0 e ]
"55 ../../LIBC/NVM/svc_nvm.c
[c E3018 0 1 2 .. ]
[n E3018 . NVM_DIFF NVM_WRITE_BYTE NVM_WRITE_CS  ]
"7 ../drv_eep.h
[v _Read_Eep `(uc ~T0 @X0 0 ef1`uc ]
"124 ../../LIBC/NVM/svc_nvm.c
[c E2781 0 1 .. ]
[n E2781 _BOOL FALSE TRUE  ]
"9 ../drv_eep.h
[v _Write_Eep `(v ~T0 @X0 0 ef2`uc`uc ]
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1847.h
[; <" INDF0 equ 00h ;# ">
"72
[; <" INDF1 equ 01h ;# ">
"92
[; <" PCL equ 02h ;# ">
"112
[; <" STATUS equ 03h ;# ">
"175
[; <" FSR0L equ 04h ;# ">
"195
[; <" FSR0H equ 05h ;# ">
"219
[; <" FSR1L equ 06h ;# ">
"239
[; <" FSR1H equ 07h ;# ">
"259
[; <" BSR equ 08h ;# ">
"311
[; <" WREG equ 09h ;# ">
"331
[; <" PCLATH equ 0Ah ;# ">
"351
[; <" INTCON equ 0Bh ;# ">
"429
[; <" PORTA equ 0Ch ;# ">
"491
[; <" PORTB equ 0Dh ;# ">
"553
[; <" PIR1 equ 011h ;# ">
"615
[; <" PIR2 equ 012h ;# ">
"666
[; <" PIR3 equ 013h ;# ">
"706
[; <" PIR4 equ 014h ;# ">
"732
[; <" TMR0 equ 015h ;# ">
"752
[; <" TMR1 equ 016h ;# ">
"759
[; <" TMR1L equ 016h ;# ">
"779
[; <" TMR1H equ 017h ;# ">
"799
[; <" T1CON equ 018h ;# ">
"871
[; <" T1GCON equ 019h ;# ">
"948
[; <" TMR2 equ 01Ah ;# ">
"968
[; <" PR2 equ 01Bh ;# ">
"988
[; <" T2CON equ 01Ch ;# ">
"1059
[; <" CPSCON0 equ 01Eh ;# ">
"1119
[; <" CPSCON1 equ 01Fh ;# ">
"1165
[; <" TRISA equ 08Ch ;# ">
"1227
[; <" TRISB equ 08Dh ;# ">
"1289
[; <" PIE1 equ 091h ;# ">
"1351
[; <" PIE2 equ 092h ;# ">
"1402
[; <" PIE3 equ 093h ;# ">
"1442
[; <" PIE4 equ 094h ;# ">
"1468
[; <" OPTION_REG equ 095h ;# ">
"1551
[; <" PCON equ 096h ;# ">
"1602
[; <" WDTCON equ 097h ;# ">
"1661
[; <" OSCTUNE equ 098h ;# ">
"1719
[; <" OSCCON equ 099h ;# ">
"1791
[; <" OSCSTAT equ 09Ah ;# ">
"1853
[; <" ADRES equ 09Bh ;# ">
"1860
[; <" ADRESL equ 09Bh ;# ">
"1880
[; <" ADRESH equ 09Ch ;# ">
"1900
[; <" ADCON0 equ 09Dh ;# ">
"1980
[; <" ADCON1 equ 09Eh ;# ">
"2052
[; <" LATA equ 010Ch ;# ">
"2109
[; <" LATB equ 010Dh ;# ">
"2171
[; <" CM1CON0 equ 0111h ;# ">
"2228
[; <" CM1CON1 equ 0112h ;# ">
"2294
[; <" CM2CON0 equ 0113h ;# ">
"2351
[; <" CM2CON1 equ 0114h ;# ">
"2417
[; <" CMOUT equ 0115h ;# ">
"2443
[; <" BORCON equ 0116h ;# ">
"2470
[; <" FVRCON equ 0117h ;# ">
"2546
[; <" DACCON0 equ 0118h ;# ">
"2607
[; <" DACCON1 equ 0119h ;# ">
"2659
[; <" SRCON0 equ 011Ah ;# ">
"2730
[; <" SRCON1 equ 011Bh ;# ">
"2792
[; <" APFCON0 equ 011Dh ;# ">
"2854
[; <" APFCON1 equ 011Eh ;# ">
"2874
[; <" ANSELA equ 018Ch ;# ">
"2926
[; <" ANSELB equ 018Dh ;# ">
"2991
[; <" EEADR equ 0191h ;# ">
"2998
[; <" EEADRL equ 0191h ;# ">
"3018
[; <" EEADRH equ 0192h ;# ">
"3038
[; <" EEDAT equ 0193h ;# ">
"3045
[; <" EEDATL equ 0193h ;# ">
"3050
[; <" EEDATA equ 0193h ;# ">
"3083
[; <" EEDATH equ 0194h ;# ">
"3103
[; <" EECON1 equ 0195h ;# ">
"3165
[; <" EECON2 equ 0196h ;# ">
"3185
[; <" RCREG equ 0199h ;# ">
"3205
[; <" TXREG equ 019Ah ;# ">
"3225
[; <" SP1BRG equ 019Bh ;# ">
"3232
[; <" SP1BRGL equ 019Bh ;# ">
"3237
[; <" SPBRG equ 019Bh ;# ">
"3241
[; <" SPBRGL equ 019Bh ;# ">
"3286
[; <" SP1BRGH equ 019Ch ;# ">
"3291
[; <" SPBRGH equ 019Ch ;# ">
"3324
[; <" RCSTA equ 019Dh ;# ">
"3386
[; <" TXSTA equ 019Eh ;# ">
"3448
[; <" BAUDCON equ 019Fh ;# ">
"3500
[; <" WPUA equ 020Ch ;# ">
"3529
[; <" WPUB equ 020Dh ;# ">
"3599
[; <" SSP1BUF equ 0211h ;# ">
"3604
[; <" SSPBUF equ 0211h ;# ">
"3637
[; <" SSP1ADD equ 0212h ;# ">
"3642
[; <" SSPADD equ 0212h ;# ">
"3675
[; <" SSP1MSK equ 0213h ;# ">
"3680
[; <" SSPMSK equ 0213h ;# ">
"3713
[; <" SSP1STAT equ 0214h ;# ">
"3718
[; <" SSPSTAT equ 0214h ;# ">
"3835
[; <" SSP1CON1 equ 0215h ;# ">
"3840
[; <" SSPCON1 equ 0215h ;# ">
"3844
[; <" SSPCON equ 0215h ;# ">
"4039
[; <" SSP1CON2 equ 0216h ;# ">
"4044
[; <" SSPCON2 equ 0216h ;# ">
"4161
[; <" SSP1CON3 equ 0217h ;# ">
"4166
[; <" SSPCON3 equ 0217h ;# ">
"4283
[; <" SSP2BUF equ 0219h ;# ">
"4303
[; <" SSP2ADD equ 021Ah ;# ">
"4323
[; <" SSP2MSK equ 021Bh ;# ">
"4343
[; <" SSP2STAT equ 021Ch ;# ">
"4405
[; <" SSP2CON1 equ 021Dh ;# ">
"4475
[; <" SSP2CON2 equ 021Eh ;# ">
"4537
[; <" SSP2CON3 equ 021Fh ;# ">
"4599
[; <" CCPR1 equ 0291h ;# ">
"4606
[; <" CCPR1L equ 0291h ;# ">
"4626
[; <" CCPR1H equ 0292h ;# ">
"4646
[; <" CCP1CON equ 0293h ;# ">
"4728
[; <" PWM1CON equ 0294h ;# ">
"4798
[; <" CCP1AS equ 0295h ;# ">
"4803
[; <" ECCP1AS equ 0295h ;# ">
"4960
[; <" PSTR1CON equ 0296h ;# ">
"5004
[; <" CCPR2 equ 0298h ;# ">
"5011
[; <" CCPR2L equ 0298h ;# ">
"5031
[; <" CCPR2H equ 0299h ;# ">
"5051
[; <" CCP2CON equ 029Ah ;# ">
"5133
[; <" PWM2CON equ 029Bh ;# ">
"5203
[; <" CCP2AS equ 029Ch ;# ">
"5208
[; <" ECCP2AS equ 029Ch ;# ">
"5365
[; <" PSTR2CON equ 029Dh ;# ">
"5409
[; <" CCPTMRS equ 029Eh ;# ">
"5414
[; <" CCPTMRS0 equ 029Eh ;# ">
"5583
[; <" CCPR3 equ 0311h ;# ">
"5590
[; <" CCPR3L equ 0311h ;# ">
"5610
[; <" CCPR3H equ 0312h ;# ">
"5630
[; <" CCP3CON equ 0313h ;# ">
"5694
[; <" CCPR4 equ 0318h ;# ">
"5701
[; <" CCPR4L equ 0318h ;# ">
"5721
[; <" CCPR4H equ 0319h ;# ">
"5741
[; <" CCP4CON equ 031Ah ;# ">
"5805
[; <" IOCBP equ 0394h ;# ">
"5875
[; <" IOCBN equ 0395h ;# ">
"5945
[; <" IOCBF equ 0396h ;# ">
"6015
[; <" CLKRCON equ 039Ah ;# ">
"6091
[; <" MDCON equ 039Ch ;# ">
"6142
[; <" MDSRC equ 039Dh ;# ">
"6195
[; <" MDCARL equ 039Eh ;# ">
"6260
[; <" MDCARH equ 039Fh ;# ">
"6325
[; <" TMR4 equ 0415h ;# ">
"6345
[; <" PR4 equ 0416h ;# ">
"6365
[; <" T4CON equ 0417h ;# ">
"6436
[; <" TMR6 equ 041Ch ;# ">
"6456
[; <" PR6 equ 041Dh ;# ">
"6476
[; <" T6CON equ 041Eh ;# ">
"6547
[; <" STATUS_SHAD equ 0FE4h ;# ">
"6579
[; <" WREG_SHAD equ 0FE5h ;# ">
"6599
[; <" BSR_SHAD equ 0FE6h ;# ">
"6619
[; <" PCLATH_SHAD equ 0FE7h ;# ">
"6639
[; <" FSR0L_SHAD equ 0FE8h ;# ">
"6659
[; <" FSR0H_SHAD equ 0FE9h ;# ">
"6679
[; <" FSR1L_SHAD equ 0FEAh ;# ">
"6699
[; <" FSR1H_SHAD equ 0FEBh ;# ">
"6719
[; <" STKPTR equ 0FEDh ;# ">
"6739
[; <" TOSL equ 0FEEh ;# ">
"6759
[; <" TOSH equ 0FEFh ;# ">
"8 ../../LIBC/NVM/svc_nvm.c
[v _NVM_BlockSize `Cuc ~T0 @X0 . `E2952 9 e ]
[i _NVM_BlockSize
:U ..
"11 ../nvm_block_cfg.h
-> -> 5 `i `uc
"12
-> -> 12 `i `uc
"13
-> -> 7 `i `uc
"14
-> -> 9 `i `uc
"15
-> -> 8 `i `uc
"16
-> -> 8 `i `uc
"17
-> -> 4 `i `uc
"18
-> -> 6 `i `uc
"19
-> -> 12 `i `uc
..
]
"15 ../../LIBC/NVM/svc_nvm.c
[v _NVM_BlockAddr `Cuc ~T0 @X0 . `E2952 9 e ]
[i _NVM_BlockAddr
:U ..
"11 ../nvm_block_cfg.h
-> -> 240 `i `uc
"12
-> -> 0 `i `uc
"13
-> -> 20 `i `uc
"14
-> -> 30 `i `uc
"15
-> -> 50 `i `uc
"16
-> -> 60 `i `uc
"17
-> -> 70 `i `uc
"18
-> -> 80 `i `uc
"19
-> -> 100 `i `uc
..
]
[v F3002 `*Muc ~T0 @X0 1 t ]
"21 ../../LIBC/NVM/svc_nvm.c
[v _NVM_BlockRAM `C*Muc ~T0 @X0 . `E2952 9 e ]
[i _NVM_BlockRAM
:U ..
"11 ../nvm_block_cfg.h
-> &U *U + &U _RAM_NWID * -> -> -> 0 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux `*Muc
"12
-> &U *U + &U _RAM_TIMEPROGRAM * -> -> -> 0 `i `ui `ux -> -> # *U &U _RAM_TIMEPROGRAM `ui `ux `*Muc
"13
-> &U _RAM_ACTMODE `*Muc
"14
-> &U _RAM_PIRDATA `*Muc
"15
-> &U _RAM_THERMO `*Muc
"16
-> &U _RAM_RUNTIME `*Muc
"17
-> &U _RAM_LOADPOWER `*Muc
"18
-> &U _RAM_SWITCHDATA `*Muc
"19
-> &U *U + &U _RAM_TIMEPROGRAM2 * -> -> -> 0 `i `ui `ux -> -> # *U &U _RAM_TIMEPROGRAM2 `ui `ux `*Muc
..
]
[v F3011 `*CBuc ~T0 @X0 1 t ]
"27 ../../LIBC/NVM/svc_nvm.c
[v _NVM_BlockROM `C*CBuc ~T0 @X0 . `E2952 9 e ]
[i _NVM_BlockROM
:U ..
"11 ../nvm_block_cfg.h
-> &U *U + &U _ROM_NWID * -> -> -> 0 `i `ui `ux -> -> # *U &U _ROM_NWID `ui `ux `*CBuc
"12
-> &U *U + &U _ROM_TIMEPROGRAM * -> -> -> 0 `i `ui `ux -> -> # *U &U _ROM_TIMEPROGRAM `ui `ux `*CBuc
"13
-> -> &U _ROM_ACTMODE `*Buc `*CBuc
"14
-> -> &U _ROM_PIRDATA `*Buc `*CBuc
"15
-> -> &U _ROM_THERMO `*Buc `*CBuc
"16
-> -> &U _ROM_RUNTIME `*Buc `*CBuc
"17
-> -> &U _ROM_LOADPOWER `*Buc `*CBuc
"18
-> -> &U _ROM_SWITCHDATA `*Buc `*CBuc
"19
-> &U *U + &U _ROM_TIMEPROGRAM * -> -> -> 0 `i `ui `ux -> -> # *U &U _ROM_TIMEPROGRAM `ui `ux `*CBuc
..
]
"40 ../../LIBC/NVM/svc_nvm.c
[v _NVM_BlockStatus `uc ~T0 @X0 . `E2952 9 e ]
"49
[v _CSm `uc ~T0 @X0 1 s ]
"50
[v _CurrentBlock `uc ~T0 @X0 1 s ]
"51
[v _ByteCount `uc ~T0 @X0 1 s ]
"52
[v _pRam `*uc ~T0 @X0 1 s ]
"53
[v _pRom `*CBuc ~T0 @X0 1 s ]
[i _pRom
-> -> 0 `i `*CBuc
]
"54
[v _addr `uc ~T0 @X0 1 s ]
"55
[v _NVMState `E3018 ~T0 @X0 1 s ]
"56
[v _WorkBuff `uc ~T0 @X0 -> 30 `i s ]
"59
[v _PrepBlockData `(v ~T0 @X0 1 sf ]
{
[e :U _PrepBlockData ]
[f ]
"60
[e = _addr *U + &U _NVM_BlockAddr * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockAddr `ui `ux ]
"61
[e = _pRam -> *U + &U _NVM_BlockRAM * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockRAM `ui `ux `*uc ]
"62
[e = _pRom -> *U + &U _NVM_BlockROM * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockROM `ui `ux `*CBuc ]
"63
[e = _ByteCount *U + &U _NVM_BlockSize * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockSize `ui `ux ]
"68
[e = _CSm -> -> 0 `i `uc ]
"69
[e :UE 364 ]
}
"71
[v _NVM_ReadBlock `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _NVM_ReadBlock ]
[v _BlockIndex `uc ~T0 @X0 1 r1 ]
[f ]
"72
[e = *U + &U _NVM_BlockStatus * -> _BlockIndex `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 0 `i `uc ]
"73
[e :UE 365 ]
}
"75
[v _NVM_WriteBlock `(v ~T0 @X0 1 ef1`uc ]
{
[e :U _NVM_WriteBlock ]
[v _BlockIndex `uc ~T0 @X0 1 r1 ]
[f ]
"76
[e =| *U + &U _NVM_BlockStatus * -> _BlockIndex `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 4 `i `uc ]
"77
[e :UE 366 ]
}
"79
[v _ReadBlock `(v ~T0 @X0 1 sf ]
{
[e :U _ReadBlock ]
[f ]
"80
[e ( _PrepBlockData ..  ]
"81
[e $U 368  ]
[e :U 369 ]
{
"82
[e = *U _pRam ( _Read_Eep (1 _addr ]
"83
[e =+ _CSm *U _pRam ]
"84
[e ++ _addr -> -> 1 `i `uc ]
"85
[e ++ _pRam * -> -> 1 `i `x -> -> # *U _pRam `i `x ]
"86
}
[e :U 368 ]
"81
[e $ != -> -- _ByteCount -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 369  ]
[e :U 370 ]
"87
[e $ ! == -> _CSm `i -> ( _Read_Eep (1 _addr `i 371  ]
{
"88
[e = *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 1 `i `uc ]
"89
}
[e $U 372  ]
[e :U 371 ]
{
"91
[e = *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 2 `i `uc ]
"92
[e ( _PrepBlockData ..  ]
"93
[e $ ! != -> -> 0 `i `*CBuc _pRom 373  ]
{
"94
[e $U 374  ]
[e :U 375 ]
{
"95
[e = *U _pRam *U _pRom ]
"96
[e ++ _pRam * -> -> 1 `i `x -> -> # *U _pRam `i `x ]
"97
[e ++ _pRom * -> -> 1 `i `x -> -> # *U _pRom `i `x ]
"98
}
[e :U 374 ]
"94
[e $ != -> -- _ByteCount -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 375  ]
[e :U 376 ]
"99
[e = *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 3 `i `uc ]
"100
}
[e :U 373 ]
"101
}
[e :U 372 ]
"102
[e :UE 367 ]
}
"104
[v _NVM_Init `(v ~T0 @X0 1 ef ]
{
[e :U _NVM_Init ]
[f ]
"107
{
[e = _CurrentBlock -> -> 0 `i `uc ]
[e $ < -> _CurrentBlock `i -> . `E2952 9 `i 378  ]
[e $U 379  ]
"108
[e :U 378 ]
{
"112
[e ( _ReadBlock ..  ]
"113
}
"107
[e ++ _CurrentBlock -> -> 1 `i `uc ]
[e $ < -> _CurrentBlock `i -> . `E2952 9 `i 378  ]
[e :U 379 ]
"113
}
"115
[e = _CurrentBlock -> -> 0 `i `uc ]
"116
[e ( _PrepBlockData ..  ]
"117
[e = _NVMState . `E3018 0 ]
"118
[e :UE 377 ]
}
"120
[v _NVM_IsIdle `(uc ~T0 @X0 1 ef ]
{
[e :U _NVM_IsIdle ]
[f ]
"121
[v _i `uc ~T0 @X0 1 a ]
"122
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> . `E2952 9 `i 382  ]
[e $U 383  ]
[e :U 382 ]
{
"123
[e $ ! != & -> *U + &U _NVM_BlockStatus * -> _i `ux -> -> # *U &U _NVM_BlockStatus `ui `ux `i -> 4 `i -> 0 `i 385  ]
{
"124
[e ) -> . `E2781 0 `uc ]
[e $UE 381  ]
"125
}
[e :U 385 ]
"126
}
"122
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> . `E2952 9 `i 382  ]
[e :U 383 ]
"126
}
"127
[e ) -> -> == -> _NVMState `i -> . `E3018 0 `i `i `uc ]
[e $UE 381  ]
"128
[e :UE 381 ]
}
"130
[v _NVM_Task `(v ~T0 @X0 1 ef ]
{
[e :U _NVM_Task ]
[f ]
"131
[v _i `uc ~T0 @X0 1 a ]
"133
[e $U 388  ]
{
"134
[e :U 389 ]
"135
{
[e = _CurrentBlock -> -> 0 `i `uc ]
[e $ < -> _CurrentBlock `i -> . `E2952 9 `i 390  ]
[e $U 391  ]
[e :U 390 ]
{
"136
[e $ ! == -> *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux `i -> 0 `i 393  ]
{
"137
[e ( _ReadBlock ..  ]
"138
[e $UE 386  ]
"139
}
[e $U 394  ]
"140
[e :U 393 ]
[e $ ! != & -> *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux `i -> 4 `i -> 0 `i 395  ]
{
"141
[e =& *U + &U _NVM_BlockStatus * -> _CurrentBlock `ux -> -> # *U &U _NVM_BlockStatus `ui `ux -> -> 251 `i `uc ]
"142
[e ( _PrepBlockData ..  ]
"143
{
[e = _i -> -> 0 `i `uc ]
[e $U 399  ]
[e :U 396 ]
{
"144
[e = *U + &U _WorkBuff * -> _i `ux -> -> # *U &U _WorkBuff `ui `ux *U _pRam ]
"145
[e ++ _pRam * -> -> 1 `i `x -> -> # *U _pRam `i `x ]
"146
}
"143
[e ++ _i -> -> 1 `i `uc ]
[e :U 399 ]
[e $ < -> _i `i -> _ByteCount `i 396  ]
[e :U 397 ]
"146
}
"147
[e = _pRam &U _WorkBuff ]
"148
[e = _NVMState . `E3018 1 ]
"149
[e $UE 386  ]
"150
}
[e :U 395 ]
"151
[e :U 394 ]
}
"135
[e ++ _CurrentBlock -> -> 1 `i `uc ]
[e $ < -> _CurrentBlock `i -> . `E2952 9 `i 390  ]
[e :U 391 ]
"151
}
"152
[e $U 387  ]
"154
[e :U 400 ]
"156
[e $ ! != -> ( _Read_Eep (1 _addr `i -> *U _pRam `i 401  ]
"158
{
"159
[e ( _Write_Eep (2 , _addr *U _pRam ]
"160
}
[e :U 401 ]
"161
[e =+ _CSm *U _pRam ]
"162
[e ++ _addr -> -> 1 `i `uc ]
"163
[e ++ _pRam * -> -> 1 `i `x -> -> # *U _pRam `i `x ]
"164
[e -- _ByteCount -> -> 1 `i `uc ]
"165
[e $ ! == -> 0 `i -> _ByteCount `i 402  ]
{
"166
[e = _NVMState . `E3018 2 ]
"167
}
[e :U 402 ]
"168
[e $U 387  ]
"170
[e :U 403 ]
"172
[e $ ! != -> ( _Read_Eep (1 _addr `i -> _CSm `i 404  ]
"174
{
"175
[e ( _Write_Eep (2 , _addr _CSm ]
"176
}
[e :U 404 ]
"177
[e = _NVMState . `E3018 0 ]
"178
[e $U 387  ]
"180
[e :U 405 ]
"181
[e = _NVMState . `E3018 0 ]
"182
[e $U 387  ]
"183
}
[e $U 387  ]
"133
[e :U 388 ]
[e [\ _NVMState , $ . `E3018 0 389
 , $ . `E3018 1 400
 , $ . `E3018 2 403
 405 ]
"183
[e :U 387 ]
"184
[e :UE 386 ]
}
"200
[v _NVM_GetBlockLenght `(uc ~T0 @X0 1 ef1`uc ]
{
[e :U _NVM_GetBlockLenght ]
[v _Block `uc ~T0 @X0 1 r1 ]
[f ]
"201
[e $ ! < -> _Block `i -> . `E2952 9 `i 407  ]
{
"202
[e ) *U + &U _NVM_BlockSize * -> _Block `ux -> -> # *U &U _NVM_BlockSize `ui `ux ]
[e $UE 406  ]
"203
}
[e $U 408  ]
[e :U 407 ]
{
"204
[e ) -> -> 0 `i `uc ]
[e $UE 406  ]
"205
}
[e :U 408 ]
"206
[e :UE 406 ]
}
"208
[v _NVM_WriteBlockData `(uc ~T0 @X0 1 ef3`uc`uc`uc ]
{
[e :U _NVM_WriteBlockData ]
[v _Block `uc ~T0 @X0 1 r1 ]
[v _offset `uc ~T0 @X0 1 r2 ]
[v _data `uc ~T0 @X0 1 r3 ]
[f ]
"209
[v _pr `*uc ~T0 @X0 1 a ]
"210
[e $ ! && < -> _Block `i -> . `E2952 9 `i < -> _offset `i -> *U + &U _NVM_BlockSize * -> _Block `ux -> -> # *U &U _NVM_BlockSize `ui `ux `i 410  ]
{
"211
[e = _pr -> *U + &U _NVM_BlockRAM * -> _Block `ux -> -> # *U &U _NVM_BlockRAM `ui `ux `*uc ]
"212
[e = *U + _pr * -> _offset `ux -> -> # *U _pr `ui `ux _data ]
"213
[e ) -> -> 0 `i `uc ]
[e $UE 409  ]
"214
}
[e $U 411  ]
[e :U 410 ]
{
"215
[e ) -> -> 1 `i `uc ]
[e $UE 409  ]
"216
}
[e :U 411 ]
"217
[e :UE 409 ]
}
"219
[v _NVM_ReadBlockData `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[e :U _NVM_ReadBlockData ]
[v _Block `uc ~T0 @X0 1 r1 ]
[v _offset `uc ~T0 @X0 1 r2 ]
[f ]
"220
[v _pr `*uc ~T0 @X0 1 a ]
"221
[e = _pr -> *U + &U _NVM_BlockRAM * -> _Block `ux -> -> # *U &U _NVM_BlockRAM `ui `ux `*uc ]
"222
[e ) *U + _pr * -> _offset `ux -> -> # *U _pr `ui `ux ]
[e $UE 412  ]
"223
[e :UE 412 ]
}
