Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 10:14:44 2023
| Host         : LAPTOP-NAQO2U6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.607        0.000                      0                   21        0.198        0.000                      0                   21        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.607        0.000                      0                   21        0.198        0.000                      0                   21        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.806ns (75.527%)  route 0.585ns (24.473%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    refresh_counter_reg[12]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.480 r  refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.480    refresh_counter_reg[16]_i_1_n_6
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 1.785ns (75.311%)  route 0.585ns (24.689%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    refresh_counter_reg[12]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.459 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.459    refresh_counter_reg[16]_i_1_n_4
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.711ns (74.515%)  route 0.585ns (25.485%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    refresh_counter_reg[12]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.385    refresh_counter_reg[16]_i_1_n_5
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 1.695ns (74.336%)  route 0.585ns (25.664%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    refresh_counter_reg[12]_i_1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.369 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.369    refresh_counter_reg[16]_i_1_n_7
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.062    15.088    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.692ns (74.302%)  route 0.585ns (25.698%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.366    refresh_counter_reg[12]_i_1_n_6
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.062    15.089    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.671ns (74.063%)  route 0.585ns (25.937%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.345 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.345    refresh_counter_reg[12]_i_1_n_4
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.062    15.089    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.597ns (73.184%)  route 0.585ns (26.816%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.271    refresh_counter_reg[12]_i_1_n_5
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.062    15.089    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 1.581ns (72.986%)  route 0.585ns (27.014%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    refresh_counter_reg[8]_i_1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.255 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.255    refresh_counter_reg[12]_i_1_n_7
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.062    15.089    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 1.578ns (72.948%)  route 0.585ns (27.052%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.252    refresh_counter_reg[8]_i_1_n_6
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[9]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.062    15.090    refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 1.557ns (72.683%)  route 0.585ns (27.317%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.130    refresh_counter_reg_n_0_[1]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.804 r  refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    refresh_counter_reg[0]_i_1_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    refresh_counter_reg[4]_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.231 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.231    refresh_counter_reg[8]_i_1_n_4
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.062    15.090    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 button_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  button_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  button_old_reg/Q
                         net (fo=1, routed)           0.062     1.664    button_old
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.099     1.763 r  b_inv_i_1/O
                         net (fo=1, routed)           0.000     1.763    b_inv_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    b_inv_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.696    refresh_counter_reg_n_0_[11]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    refresh_counter_reg[8]_i_1_n_4
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    refresh_counter_reg_n_0_[15]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    refresh_counter_reg[12]_i_1_n_4
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.105     1.552    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.697    refresh_counter_reg_n_0_[3]
    SLICE_X9Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    refresh_counter_reg[0]_i_1_n_4
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y8           FDRE (Hold_fdre_C_D)         0.105     1.553    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.697    refresh_counter_reg_n_0_[7]
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    refresh_counter_reg[4]_i_1_n_4
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.105     1.553    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.693    refresh_counter_reg_n_0_[12]
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    refresh_counter_reg[12]_i_1_n_7
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.105     1.552    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.692    refresh_counter_reg_n_0_[16]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    refresh_counter_reg[16]_i_1_n_7
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.105     1.551    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.693    refresh_counter_reg_n_0_[8]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    refresh_counter_reg[8]_i_1_n_7
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.694    refresh_counter_reg_n_0_[4]
    SLICE_X9Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    refresh_counter_reg[4]_i_1_n_7
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.105     1.553    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.698    refresh_counter_reg_n_0_[10]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    refresh_counter_reg[8]_i_1_n_5
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    b_inv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    button_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y8     refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y10    refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    b_inv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    b_inv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    button_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    button_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    b_inv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    b_inv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    button_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    button_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y10    refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.153ns  (logic 11.385ns (35.409%)  route 20.768ns (64.591%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.998    24.658    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.154    24.812 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.627    28.439    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    32.153 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.153    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.698ns  (logic 11.404ns (35.978%)  route 20.294ns (64.022%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 f  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.765    24.425    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.150    24.575 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.386    27.961    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    31.698 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.698    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.447ns  (logic 11.146ns (35.442%)  route 20.302ns (64.558%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.998    24.658    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124    24.782 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.161    27.943    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    31.447 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.447    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.336ns  (logic 11.170ns (35.647%)  route 20.166ns (64.353%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.765    24.425    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.124    24.549 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.258    27.807    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    31.336 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.336    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.280ns  (logic 11.177ns (35.732%)  route 20.103ns (64.268%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597    24.257    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.124    24.381 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.363    27.744    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    31.280 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.280    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.181ns  (logic 11.173ns (35.832%)  route 20.008ns (64.168%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.003    24.663    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124    24.787 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.862    27.649    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    31.181 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.181    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.111ns  (logic 11.364ns (36.528%)  route 19.747ns (63.472%))
  Logic Levels:           25  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     7.366    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.490 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322     9.812    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    11.279    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    11.431 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    12.706    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    13.038 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    13.038    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.571 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.571    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.894 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    15.074    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    15.406 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    16.007    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.333 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    16.333    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.866 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.866    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.983 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.983    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.100 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.100    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.423 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    18.462    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    18.768 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.768    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.411 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    20.234    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    20.541 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    20.541    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.074 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    21.816    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    21.940 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    22.747    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    22.871 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    23.536    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    23.660 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597    24.257    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.119    24.376 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.007    27.383    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    31.111 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.111    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.852ns  (logic 6.235ns (37.001%)  route 10.616ns (62.999%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=40, routed)          4.546     6.000    sw_IBUF[8]
    SLICE_X8Y12          LUT5 (Prop_lut5_I3_O)        0.116     6.116 r  seg_OBUF[6]_inst_i_36/O
                         net (fo=13, routed)          0.888     7.004    seg_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.328     7.332 r  led_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           1.025     8.357    led_OBUF[0]_inst_i_7_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.124     8.481 r  led_OBUF[0]_inst_i_5/O
                         net (fo=6, routed)           1.124     9.605    led_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I0_O)        0.150     9.755 r  led_OBUF[0]_inst_i_4/O
                         net (fo=5, routed)           1.010    10.766    led_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.354    11.120 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.023    13.143    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    16.852 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.852    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.717ns  (logic 5.666ns (33.892%)  route 11.051ns (66.108%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=7, routed)           4.111     5.563    sw_IBUF[9]
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.118     5.681 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     6.136    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.462 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     6.625    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.818     7.567    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.691 r  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           5.504    13.195    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.717 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.717    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.647ns (53.399%)  route 1.437ns (46.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.540     0.758    sw_IBUF[6]
    SLICE_X6Y13          LUT4 (Prop_lut4_I2_O)        0.048     0.806 r  led_OBUF[0]_inst_i_3/O
                         net (fo=5, routed)           0.431     1.237    led_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.109     1.346 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.466     1.812    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.084 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.084    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.584ns  (logic 1.585ns (44.234%)  route 1.998ns (55.766%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.423     1.177    led_OBUF[15]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.222 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.166     1.388    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.433 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     2.351    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.584 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.584    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.558ns (41.688%)  route 2.180ns (58.312%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.423     1.177    led_OBUF[15]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.222 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.166     1.388    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.433 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.100     2.533    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.738 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.738    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.769ns  (logic 1.639ns (43.478%)  route 2.130ns (56.522%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.109    led_OBUF[15]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.154 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.294     1.449    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.043     1.492 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.990     2.481    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.769 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.769    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.792ns  (logic 1.583ns (41.749%)  route 2.209ns (58.251%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.109    led_OBUF[15]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.154 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     1.373    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.418 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.144     2.561    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.792 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.792    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.909ns  (logic 1.654ns (42.307%)  route 2.255ns (57.693%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 r  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.109    led_OBUF[15]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     1.373    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.421 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.191     2.611    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.909 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.909    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.911ns  (logic 1.589ns (40.635%)  route 2.322ns (59.365%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.109    led_OBUF[15]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.045     1.154 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.294     1.449    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.494 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.181     2.675    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.911 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.911    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.048ns  (logic 1.636ns (40.408%)  route 2.412ns (59.592%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 f  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           0.423     1.177    led_OBUF[15]
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.222 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.166     1.388    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.051     1.439 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.332     2.771    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     4.048 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.048    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.214ns  (logic 1.485ns (35.249%)  route 2.728ns (64.750%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.491     0.709    sw_IBUF[6]
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.754 r  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           2.237     2.991    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.214 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.214    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.296ns  (logic 10.423ns (36.834%)  route 17.873ns (63.166%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.998    25.955    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.154    26.109 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.627    29.737    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    33.450 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.450    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.841ns  (logic 10.442ns (37.506%)  route 17.399ns (62.494%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 f  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.765    25.722    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.150    25.872 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.386    29.258    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    32.995 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.995    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.591ns  (logic 10.183ns (36.909%)  route 17.407ns (63.091%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.998    25.955    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124    26.079 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.161    29.240    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    32.745 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.745    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.479ns  (logic 10.208ns (37.148%)  route 17.271ns (62.851%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.765    25.722    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.124    25.846 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.258    29.104    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    32.634 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.634    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.423ns  (logic 10.215ns (37.248%)  route 17.208ns (62.752%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597    25.554    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.124    25.678 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.363    29.042    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    32.577 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.577    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.324ns  (logic 10.210ns (37.368%)  route 17.114ns (62.632%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.003    25.960    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.124    26.084 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.862    28.947    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.478 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.478    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.254ns  (logic 10.402ns (38.167%)  route 16.852ns (61.833%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.617     8.664    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  led_OBUF[0]_inst_i_2/O
                         net (fo=54, routed)          2.322    11.110    led_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  seg_OBUF[6]_inst_i_55/O
                         net (fo=42, routed)          1.343    12.577    seg_OBUF[6]_inst_i_55_n_0
    SLICE_X7Y10          LUT3 (Prop_lut3_I2_O)        0.152    12.729 r  seg_OBUF[6]_inst_i_158/O
                         net (fo=12, routed)          1.275    14.003    seg_OBUF[6]_inst_i_158_n_0
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    14.335 r  seg_OBUF[6]_inst_i_252/O
                         net (fo=1, routed)           0.000    14.335    seg_OBUF[6]_inst_i_252_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.868 r  seg_OBUF[6]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.868    seg_OBUF[6]_inst_i_198_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.191 r  seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=4, routed)           1.180    16.372    seg_OBUF[6]_inst_i_147_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.332    16.704 r  seg_OBUF[6]_inst_i_200/O
                         net (fo=1, routed)           0.601    17.305    seg_OBUF[6]_inst_i_200_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.326    17.631 r  seg_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           0.000    17.631    seg_OBUF[6]_inst_i_145_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.164 r  seg_OBUF[6]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.164    seg_OBUF[6]_inst_i_98_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.281 r  seg_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    18.281    seg_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.398 r  seg_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.398    seg_OBUF[6]_inst_i_41_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  seg_OBUF[6]_inst_i_29/O[1]
                         net (fo=9, routed)           1.039    19.759    seg_OBUF[6]_inst_i_29_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.306    20.065 r  seg_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    20.065    seg_OBUF[6]_inst_i_79_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.708 r  seg_OBUF[6]_inst_i_45/O[3]
                         net (fo=3, routed)           0.823    21.531    seg_OBUF[6]_inst_i_45_n_4
    SLICE_X10Y13         LUT3 (Prop_lut3_I2_O)        0.307    21.838 r  seg_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    21.838    seg_OBUF[6]_inst_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.371 f  seg_OBUF[6]_inst_i_32/CO[3]
                         net (fo=2, routed)           0.742    23.113    seg_OBUF[6]_inst_i_32_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    23.237 r  seg_OBUF[6]_inst_i_30/O
                         net (fo=2, routed)           0.807    24.044    seg_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.168 r  seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.665    24.834    seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124    24.958 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.597    25.554    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.119    25.673 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.007    28.680    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    32.408 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.408    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.860ns  (logic 4.703ns (36.574%)  route 8.157ns (63.426%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.217     6.827    led_OBUF[3]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.152     6.979 r  led_OBUF[15]_inst_i_4/O
                         net (fo=10, routed)          0.455     7.434    led_OBUF[15]_inst_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.326     7.760 r  led_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.163     7.922    led_OBUF[15]_inst_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.818     8.865    led_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124     8.989 r  led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           5.504    14.493    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    18.014 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.014    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.643ns  (logic 5.271ns (41.690%)  route 7.372ns (58.310%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  b_inv_reg/Q
                         net (fo=35, routed)          1.302     6.912    led_OBUF[3]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.150     7.062 r  seg_OBUF[6]_inst_i_36/O
                         net (fo=13, routed)          0.888     7.950    seg_OBUF[6]_inst_i_36_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.328     8.278 r  led_OBUF[0]_inst_i_7/O
                         net (fo=4, routed)           1.025     9.302    led_OBUF[0]_inst_i_7_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.124     9.426 r  led_OBUF[0]_inst_i_5/O
                         net (fo=6, routed)           1.124    10.551    led_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I0_O)        0.150    10.701 r  led_OBUF[0]_inst_i_4/O
                         net (fo=5, routed)           1.010    11.711    led_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.354    12.065 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.023    14.088    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    17.797 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.797    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.331ns (47.486%)  route 4.790ns (52.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.341     6.883    display_select[0]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.148     7.031 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.448    10.480    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    14.207 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.207    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.351ns (74.453%)  route 0.464ns (25.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  b_inv_reg/Q
                         net (fo=35, routed)          0.464     2.079    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.289 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.289    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.463ns (51.024%)  route 1.405ns (48.976%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.260     2.118    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.045     2.163 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     3.082    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.314 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.314    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.566ns (52.520%)  route 1.416ns (47.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  b_inv_reg/Q
                         net (fo=35, routed)          0.519     2.134    led_OBUF[3]
    SLICE_X6Y13          LUT4 (Prop_lut4_I3_O)        0.044     2.178 r  led_OBUF[0]_inst_i_3/O
                         net (fo=5, routed)           0.431     2.609    led_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.109     2.718 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.466     3.184    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     4.456 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.456    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.517ns (50.110%)  route 1.510ns (49.890%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.294     2.153    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.043     2.196 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.990     3.185    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.473 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.473    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.461ns (47.913%)  route 1.588ns (52.087%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     2.077    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.045     2.122 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.144     3.265    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.496 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.496    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.397ns (45.545%)  route 1.671ns (54.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.500     2.087    display_select[0]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.045     2.132 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.171     3.303    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.514 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.514    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.123ns  (logic 1.386ns (44.395%)  route 1.736ns (55.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.496     2.083    display_select[0]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.045     2.128 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.241     3.368    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.569 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.569    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.437ns (45.359%)  route 1.731ns (54.641%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.404     2.263    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.308 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.100     3.408    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.613 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.613    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.532ns (48.372%)  route 1.635ns (51.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     2.077    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.048     2.125 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.191     3.315    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     4.613 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.613    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.467ns (46.304%)  route 1.702ns (53.696%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.226     1.813    display_select[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.294     2.153    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.198 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.181     3.379    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.615 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.615    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            b_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 1.565ns (64.750%)  route 0.852ns (35.250%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.852     2.293    btnC_IBUF
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     2.417 r  b_inv_i_1/O
                         net (fo=1, routed)           0.000     2.417    b_inv_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            button_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 1.441ns (65.112%)  route 0.772ns (34.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.772     2.214    btnC_IBUF
    SLICE_X0Y13          FDRE                                         r  button_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  button_old_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            button_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.210ns (40.156%)  route 0.312ns (59.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.312     0.522    btnC_IBUF
    SLICE_X0Y13          FDRE                                         r  button_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  button_old_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            b_inv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.255ns (42.302%)  route 0.347ns (57.698%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.557    btnC_IBUF
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.602 r  b_inv_i_1/O
                         net (fo=1, routed)           0.000     0.602    b_inv_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  b_inv_reg/C





