<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex9\ads1115_adc\impl\gwsynthesis\ads1115_adc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex9\ads1115_adc\constraints\pinning_TankPrimer9K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex9\ads1115_adc\constraints\timing_TankPrimer9K.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 12 02:19:07 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>679</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>691</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>EXT_CLK </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>27.000(MHz)</td>
<td>64.984(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.649</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_15_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.988</td>
</tr>
<tr>
<td>2</td>
<td>21.973</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_13_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.664</td>
</tr>
<tr>
<td>3</td>
<td>22.159</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_14_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.478</td>
</tr>
<tr>
<td>4</td>
<td>22.169</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_15_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.468</td>
</tr>
<tr>
<td>5</td>
<td>22.283</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_13_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.354</td>
</tr>
<tr>
<td>6</td>
<td>22.426</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_14_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.211</td>
</tr>
<tr>
<td>7</td>
<td>22.871</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_12_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.766</td>
</tr>
<tr>
<td>8</td>
<td>23.398</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_12_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>13.239</td>
</tr>
<tr>
<td>9</td>
<td>24.296</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_9_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.341</td>
</tr>
<tr>
<td>10</td>
<td>24.459</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_11_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.178</td>
</tr>
<tr>
<td>11</td>
<td>24.516</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_10_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.121</td>
</tr>
<tr>
<td>12</td>
<td>24.909</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_10_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.728</td>
</tr>
<tr>
<td>13</td>
<td>24.979</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_11_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.658</td>
</tr>
<tr>
<td>14</td>
<td>25.093</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_9_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.544</td>
</tr>
<tr>
<td>15</td>
<td>25.471</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_8_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.166</td>
</tr>
<tr>
<td>16</td>
<td>25.523</td>
<td>scr/pixelCounter_3_s0/Q</td>
<td>charOutput_6_s3/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.114</td>
</tr>
<tr>
<td>17</td>
<td>25.760</td>
<td>scr/pixelCounter_3_s0/Q</td>
<td>charOutput_2_s3/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.877</td>
</tr>
<tr>
<td>18</td>
<td>26.194</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_8_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.443</td>
</tr>
<tr>
<td>19</td>
<td>26.461</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_5_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.176</td>
</tr>
<tr>
<td>20</td>
<td>26.527</td>
<td>scr/pixelCounter_9_s0/Q</td>
<td>charOutput_3_s3/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.110</td>
</tr>
<tr>
<td>21</td>
<td>26.832</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_7_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.805</td>
</tr>
<tr>
<td>22</td>
<td>27.097</td>
<td>scr/pixelCounter_9_s0/Q</td>
<td>charOutput_4_s3/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.540</td>
</tr>
<tr>
<td>23</td>
<td>27.182</td>
<td>scr/pixelCounter_3_s0/Q</td>
<td>charOutput_0_s3/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.455</td>
</tr>
<tr>
<td>24</td>
<td>27.295</td>
<td>dec1/digits_0_s1/Q</td>
<td>dec1/digits_6_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.342</td>
</tr>
<tr>
<td>25</td>
<td>27.343</td>
<td>dec2/digits_0_s1/Q</td>
<td>dec2/digits_6_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.294</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>dec2/cachedValue_0_s2/Q</td>
<td>dec2/cachedValue_0_s2/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>dec2/stepCounter_3_s2/Q</td>
<td>dec2/stepCounter_3_s2/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>dec1/stepCounter_1_s2/Q</td>
<td>dec1/stepCounter_1_s2/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>a/counter_5_s1/Q</td>
<td>a/counter_5_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>c/isSending_s4/Q</td>
<td>c/isSending_s4/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>scr/cs_s5/Q</td>
<td>scr/cs_s5/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>scr/counter_2_s0/Q</td>
<td>scr/counter_2_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>dec1/stepCounter_2_s2/Q</td>
<td>dec1/stepCounter_2_s2/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>a/processStarted_s14/Q</td>
<td>a/processStarted_s14/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>a/counter_2_s1/Q</td>
<td>a/counter_2_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>a/counter_4_s1/Q</td>
<td>a/counter_4_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>c/bitToSend_2_s1/Q</td>
<td>c/bitToSend_2_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>scr/pixelCounter_0_s1/Q</td>
<td>scr/pixelCounter_0_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>scr/bitNumber_2_s1/Q</td>
<td>scr/bitNumber_2_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>scr/counter_0_s0/Q</td>
<td>scr/counter_0_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>scr/counter_1_s0/Q</td>
<td>scr/counter_1_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>scr/counter_7_s0/Q</td>
<td>scr/counter_7_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>scr/counter_16_s0/Q</td>
<td>scr/counter_16_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>scr/counter_19_s0/Q</td>
<td>scr/counter_19_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>c/bitToSend_1_s1/Q</td>
<td>c/bitToSend_1_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>c/clkDivider_1_s1/Q</td>
<td>c/clkDivider_1_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>c/clkDivider_2_s1/Q</td>
<td>c/clkDivider_2_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>c/clkDivider_6_s1/Q</td>
<td>c/clkDivider_6_s1/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>scr/counter_6_s0/Q</td>
<td>scr/counter_6_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>scr/counter_18_s0/Q</td>
<td>scr/counter_18_s0/D</td>
<td>EXT_CLK:[R]</td>
<td>EXT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>adcOutputBufferCh1_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>adcOutputBufferCh1_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>adcOutputBufferCh1_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>adcOutputBufferCh1_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>adcOutputBufferCh2_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>charOutput_3_s3</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>c/byteReceived_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>dec1/units_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>dec1/units_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>EXT_CLK</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>dec1/n19_s/CIN</td>
</tr>
<tr>
<td>7.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">dec1/n19_s/SUM</td>
</tr>
<tr>
<td>8.636</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/I0</td>
</tr>
<tr>
<td>9.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/COUT</td>
</tr>
<tr>
<td>12.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>dec1/n52_s/CIN</td>
</tr>
<tr>
<td>12.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">dec1/n52_s/COUT</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>dec1/n51_s/CIN</td>
</tr>
<tr>
<td>12.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">dec1/n51_s/SUM</td>
</tr>
<tr>
<td>13.762</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>dec1/n66_s/I0</td>
</tr>
<tr>
<td>14.807</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n66_s/COUT</td>
</tr>
<tr>
<td>14.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>dec1/n65_s/CIN</td>
</tr>
<tr>
<td>14.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n65_s/COUT</td>
</tr>
<tr>
<td>14.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>dec1/n64_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n64_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][B]</td>
<td>dec1/n63_s/CIN</td>
</tr>
<tr>
<td>15.484</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n63_s/SUM</td>
</tr>
<tr>
<td>16.288</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dec1/n123_s14/I0</td>
</tr>
<tr>
<td>17.320</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">dec1/n123_s14/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">dec1/digits_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dec1/digits_15_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dec1/digits_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.695, 58.012%; route: 5.835, 38.930%; tC2Q: 0.458, 3.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>dec1/n19_s/CIN</td>
</tr>
<tr>
<td>7.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">dec1/n19_s/SUM</td>
</tr>
<tr>
<td>8.636</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/I0</td>
</tr>
<tr>
<td>9.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/COUT</td>
</tr>
<tr>
<td>12.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>dec1/n52_s/CIN</td>
</tr>
<tr>
<td>12.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">dec1/n52_s/COUT</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>dec1/n51_s/CIN</td>
</tr>
<tr>
<td>12.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">dec1/n51_s/SUM</td>
</tr>
<tr>
<td>13.762</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>dec1/n66_s/I0</td>
</tr>
<tr>
<td>14.807</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n66_s/COUT</td>
</tr>
<tr>
<td>14.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>dec1/n65_s/CIN</td>
</tr>
<tr>
<td>15.370</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n65_s/SUM</td>
</tr>
<tr>
<td>16.174</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dec1/n127_s10/I0</td>
</tr>
<tr>
<td>16.996</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">dec1/n127_s10/F</td>
</tr>
<tr>
<td>16.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">dec1/digits_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dec1/digits_13_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>dec1/digits_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.371, 57.085%; route: 5.835, 39.790%; tC2Q: 0.458, 3.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>9.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/SUM</td>
</tr>
<tr>
<td>10.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td>dec2/n55_s/I0</td>
</tr>
<tr>
<td>11.202</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n55_s/COUT</td>
</tr>
<tr>
<td>11.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/CIN</td>
</tr>
<tr>
<td>11.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td>dec2/n52_s/CIN</td>
</tr>
<tr>
<td>11.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">dec2/n52_s/COUT</td>
</tr>
<tr>
<td>11.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td>dec2/n51_s/CIN</td>
</tr>
<tr>
<td>11.936</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">dec2/n51_s/SUM</td>
</tr>
<tr>
<td>12.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][A]</td>
<td>dec2/n66_s/I0</td>
</tr>
<tr>
<td>13.802</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n66_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][B]</td>
<td>dec2/n65_s/CIN</td>
</tr>
<tr>
<td>13.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n65_s/COUT</td>
</tr>
<tr>
<td>13.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td>dec2/n64_s/CIN</td>
</tr>
<tr>
<td>14.422</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n64_s/SUM</td>
</tr>
<tr>
<td>15.711</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>dec2/n125_s10/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n125_s10/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>dec2/digits_14_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>dec2/digits_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.638, 59.664%; route: 5.381, 37.170%; tC2Q: 0.458, 3.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>9.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/SUM</td>
</tr>
<tr>
<td>10.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td>dec2/n55_s/I0</td>
</tr>
<tr>
<td>11.202</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n55_s/COUT</td>
</tr>
<tr>
<td>11.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/CIN</td>
</tr>
<tr>
<td>11.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td>dec2/n52_s/CIN</td>
</tr>
<tr>
<td>11.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">dec2/n52_s/COUT</td>
</tr>
<tr>
<td>11.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td>dec2/n51_s/CIN</td>
</tr>
<tr>
<td>11.936</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">dec2/n51_s/SUM</td>
</tr>
<tr>
<td>12.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][A]</td>
<td>dec2/n66_s/I0</td>
</tr>
<tr>
<td>13.802</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n66_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][B]</td>
<td>dec2/n65_s/CIN</td>
</tr>
<tr>
<td>13.859</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n65_s/COUT</td>
</tr>
<tr>
<td>13.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td>dec2/n64_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n64_s/COUT</td>
</tr>
<tr>
<td>13.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[1][B]</td>
<td>dec2/n63_s/CIN</td>
</tr>
<tr>
<td>14.479</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n63_s/SUM</td>
</tr>
<tr>
<td>15.768</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>dec2/n123_s14/I0</td>
</tr>
<tr>
<td>16.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n123_s14/F</td>
</tr>
<tr>
<td>16.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">dec2/digits_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>dec2/digits_15_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>dec2/digits_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.628, 59.636%; route: 5.381, 37.196%; tC2Q: 0.458, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>9.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/SUM</td>
</tr>
<tr>
<td>10.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td>dec2/n55_s/I0</td>
</tr>
<tr>
<td>11.202</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n55_s/COUT</td>
</tr>
<tr>
<td>11.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/CIN</td>
</tr>
<tr>
<td>11.259</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td>dec2/n52_s/CIN</td>
</tr>
<tr>
<td>11.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">dec2/n52_s/COUT</td>
</tr>
<tr>
<td>11.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td>dec2/n51_s/CIN</td>
</tr>
<tr>
<td>11.936</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">dec2/n51_s/SUM</td>
</tr>
<tr>
<td>12.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][A]</td>
<td>dec2/n66_s/I0</td>
</tr>
<tr>
<td>13.802</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n66_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][B]</td>
<td>dec2/n65_s/CIN</td>
</tr>
<tr>
<td>14.365</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n65_s/SUM</td>
</tr>
<tr>
<td>15.654</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>dec2/n127_s10/I0</td>
</tr>
<tr>
<td>16.686</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n127_s10/F</td>
</tr>
<tr>
<td>16.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">dec2/digits_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>dec2/digits_13_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>dec2/digits_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.514, 59.316%; route: 5.381, 37.491%; tC2Q: 0.458, 3.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>dec1/n19_s/CIN</td>
</tr>
<tr>
<td>7.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">dec1/n19_s/SUM</td>
</tr>
<tr>
<td>8.636</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/I0</td>
</tr>
<tr>
<td>9.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/COUT</td>
</tr>
<tr>
<td>12.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>dec1/n52_s/CIN</td>
</tr>
<tr>
<td>12.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">dec1/n52_s/COUT</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>dec1/n51_s/CIN</td>
</tr>
<tr>
<td>12.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">dec1/n51_s/SUM</td>
</tr>
<tr>
<td>13.762</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>dec1/n66_s/I0</td>
</tr>
<tr>
<td>14.807</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n66_s/COUT</td>
</tr>
<tr>
<td>14.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][B]</td>
<td>dec1/n65_s/CIN</td>
</tr>
<tr>
<td>14.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n65_s/COUT</td>
</tr>
<tr>
<td>14.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[1][A]</td>
<td>dec1/n64_s/CIN</td>
</tr>
<tr>
<td>15.427</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n64_s/SUM</td>
</tr>
<tr>
<td>15.917</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>dec1/n125_s10/I0</td>
</tr>
<tr>
<td>16.543</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">dec1/n125_s10/F</td>
</tr>
<tr>
<td>16.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">dec1/digits_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>dec1/digits_14_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>dec1/digits_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.232, 57.927%; route: 5.521, 38.847%; tC2Q: 0.458, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td>dec1/n19_s/CIN</td>
</tr>
<tr>
<td>7.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">dec1/n19_s/SUM</td>
</tr>
<tr>
<td>8.636</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/I0</td>
</tr>
<tr>
<td>9.681</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/COUT</td>
</tr>
<tr>
<td>12.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>dec1/n52_s/CIN</td>
</tr>
<tr>
<td>12.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">dec1/n52_s/COUT</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[2][A]</td>
<td>dec1/n51_s/CIN</td>
</tr>
<tr>
<td>12.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">dec1/n51_s/SUM</td>
</tr>
<tr>
<td>13.762</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td>dec1/n66_s/I0</td>
</tr>
<tr>
<td>14.490</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n66_s/SUM</td>
</tr>
<tr>
<td>15.276</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>dec1/n129_s10/I0</td>
</tr>
<tr>
<td>16.098</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">dec1/n129_s10/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">dec1/digits_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>dec1/digits_12_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>dec1/digits_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.491, 54.415%; route: 5.817, 42.255%; tC2Q: 0.458, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/COUT</td>
</tr>
<tr>
<td>8.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][B]</td>
<td>dec2/n36_s/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">dec2/n36_s/SUM</td>
</tr>
<tr>
<td>10.214</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td>dec2/n52_s/CIN</td>
</tr>
<tr>
<td>11.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">dec2/n52_s/COUT</td>
</tr>
<tr>
<td>11.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td>dec2/n51_s/CIN</td>
</tr>
<tr>
<td>11.936</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">dec2/n51_s/SUM</td>
</tr>
<tr>
<td>12.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C19[0][A]</td>
<td>dec2/n66_s/I0</td>
</tr>
<tr>
<td>13.460</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n66_s/SUM</td>
</tr>
<tr>
<td>14.749</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>dec2/n129_s10/I0</td>
</tr>
<tr>
<td>15.571</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n129_s10/F</td>
</tr>
<tr>
<td>15.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">dec2/digits_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>dec2/digits_12_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>dec2/digits_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.399, 55.889%; route: 5.381, 40.649%; tC2Q: 0.458, 3.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.770</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/SUM</td>
</tr>
<tr>
<td>13.574</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>dec1/n135_s10/I0</td>
</tr>
<tr>
<td>14.673</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">dec1/n135_s10/F</td>
</tr>
<tr>
<td>14.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">dec1/digits_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>dec1/digits_9_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>dec1/digits_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.869, 55.658%; route: 5.014, 40.628%; tC2Q: 0.458, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/COUT</td>
</tr>
<tr>
<td>12.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][B]</td>
<td>dec1/n52_s/CIN</td>
</tr>
<tr>
<td>12.884</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">dec1/n52_s/SUM</td>
</tr>
<tr>
<td>13.688</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dec1/n131_s10/I0</td>
</tr>
<tr>
<td>14.510</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">dec1/n131_s10/F</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dec1/digits_11_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dec1/digits_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.706, 55.065%; route: 5.014, 41.171%; tC2Q: 0.458, 3.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>12.207</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/COUT</td>
</tr>
<tr>
<td>12.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td>dec1/n54_s/CIN</td>
</tr>
<tr>
<td>12.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">dec1/n54_s/COUT</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>dec1/n53_s/CIN</td>
</tr>
<tr>
<td>12.827</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dec1/n53_s/SUM</td>
</tr>
<tr>
<td>13.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>dec1/n133_s10/I0</td>
</tr>
<tr>
<td>14.453</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">dec1/n133_s10/F</td>
</tr>
<tr>
<td>14.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">dec1/digits_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>dec1/digits_10_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>dec1/digits_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.649, 54.854%; route: 5.014, 41.365%; tC2Q: 0.458, 3.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.769</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/SUM</td>
</tr>
<tr>
<td>7.574</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td>dec2/n41_s/I0</td>
</tr>
<tr>
<td>8.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n41_s/COUT</td>
</tr>
<tr>
<td>8.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/CIN</td>
</tr>
<tr>
<td>8.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/COUT</td>
</tr>
<tr>
<td>8.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][B]</td>
<td>dec2/n36_s/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">dec2/n36_s/SUM</td>
</tr>
<tr>
<td>10.214</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.822</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/SUM</td>
</tr>
<tr>
<td>12.961</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>dec2/n133_s10/I0</td>
</tr>
<tr>
<td>14.060</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n133_s10/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>dec2/digits_10_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>dec2/digits_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.859, 58.484%; route: 4.411, 37.608%; tC2Q: 0.458, 3.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.769</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/SUM</td>
</tr>
<tr>
<td>7.574</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td>dec2/n41_s/I0</td>
</tr>
<tr>
<td>8.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n41_s/COUT</td>
</tr>
<tr>
<td>8.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/CIN</td>
</tr>
<tr>
<td>8.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/COUT</td>
</tr>
<tr>
<td>8.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][B]</td>
<td>dec2/n36_s/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">dec2/n36_s/SUM</td>
</tr>
<tr>
<td>10.214</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/I0</td>
</tr>
<tr>
<td>11.259</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/COUT</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][A]</td>
<td>dec2/n53_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" background: #97FFFF;">dec2/n53_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td>dec2/n52_s/CIN</td>
</tr>
<tr>
<td>11.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">dec2/n52_s/SUM</td>
</tr>
<tr>
<td>13.168</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>dec2/n131_s10/I0</td>
</tr>
<tr>
<td>13.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n131_s10/F</td>
</tr>
<tr>
<td>13.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">dec2/digits_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>dec2/digits_11_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>dec2/digits_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.639, 56.949%; route: 4.560, 39.120%; tC2Q: 0.458, 3.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.769</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/SUM</td>
</tr>
<tr>
<td>7.574</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td>dec2/n41_s/I0</td>
</tr>
<tr>
<td>8.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n41_s/COUT</td>
</tr>
<tr>
<td>8.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/CIN</td>
</tr>
<tr>
<td>8.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>9.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/SUM</td>
</tr>
<tr>
<td>10.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td>dec2/n55_s/I0</td>
</tr>
<tr>
<td>11.202</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n55_s/COUT</td>
</tr>
<tr>
<td>11.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td>dec2/n54_s/CIN</td>
</tr>
<tr>
<td>11.765</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">dec2/n54_s/SUM</td>
</tr>
<tr>
<td>13.054</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>dec2/n135_s10/I0</td>
</tr>
<tr>
<td>13.876</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n135_s10/F</td>
</tr>
<tr>
<td>13.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">dec2/digits_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>dec2/digits_9_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>dec2/digits_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.525, 56.524%; route: 4.560, 39.506%; tC2Q: 0.458, 3.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[2][A]</td>
<td>dec1/n37_s/CIN</td>
</tr>
<tr>
<td>10.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">dec1/n37_s/SUM</td>
</tr>
<tr>
<td>11.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td>dec1/n55_s/I0</td>
</tr>
<tr>
<td>11.890</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">dec1/n55_s/SUM</td>
</tr>
<tr>
<td>12.676</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>dec1/n137_s10/I0</td>
</tr>
<tr>
<td>13.498</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">dec1/n137_s10/F</td>
</tr>
<tr>
<td>13.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>dec1/digits_8_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>dec1/digits_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.712, 51.153%; route: 4.996, 44.742%; tC2Q: 0.458, 4.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charOutput_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>scr/pixelCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_3_s0/Q</td>
</tr>
<tr>
<td>6.100</td>
<td>3.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>n511_s25/I3</td>
</tr>
<tr>
<td>7.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">n511_s25/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>n511_s24/I0</td>
</tr>
<tr>
<td>8.579</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">n511_s24/F</td>
</tr>
<tr>
<td>9.383</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td>n538_s6/I1</td>
</tr>
<tr>
<td>10.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][B]</td>
<td style=" background: #97FFFF;">n538_s6/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>n538_s3/I1</td>
</tr>
<tr>
<td>10.631</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">n538_s3/O</td>
</tr>
<tr>
<td>12.414</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>n546_s4/I0</td>
</tr>
<tr>
<td>13.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n546_s4/F</td>
</tr>
<tr>
<td>13.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">charOutput_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>charOutput_6_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>charOutput_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.938, 35.432%; route: 6.718, 60.444%; tC2Q: 0.458, 4.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charOutput_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>scr/pixelCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_3_s0/Q</td>
</tr>
<tr>
<td>6.100</td>
<td>3.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n495_s22/I2</td>
</tr>
<tr>
<td>7.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n495_s22/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n495_s21/I0</td>
</tr>
<tr>
<td>7.281</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n495_s21/O</td>
</tr>
<tr>
<td>9.234</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>n550_s14/I0</td>
</tr>
<tr>
<td>10.036</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">n550_s14/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>n550_s9/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">n550_s9/F</td>
</tr>
<tr>
<td>11.283</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>n550_s4/I3</td>
</tr>
<tr>
<td>12.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">n550_s4/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>n550_s1/I2</td>
</tr>
<tr>
<td>13.209</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">n550_s1/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">charOutput_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>charOutput_2_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>charOutput_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.726, 43.449%; route: 5.693, 52.338%; tC2Q: 0.458, 4.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>8.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/COUT</td>
</tr>
<tr>
<td>8.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][B]</td>
<td>dec2/n38_s/CIN</td>
</tr>
<tr>
<td>8.790</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dec2/n38_s/COUT</td>
</tr>
<tr>
<td>8.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][A]</td>
<td>dec2/n37_s/CIN</td>
</tr>
<tr>
<td>9.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">dec2/n37_s/SUM</td>
</tr>
<tr>
<td>10.157</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][A]</td>
<td>dec2/n55_s/I0</td>
</tr>
<tr>
<td>10.860</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n55_s/SUM</td>
</tr>
<tr>
<td>12.149</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>dec2/n137_s10/I0</td>
</tr>
<tr>
<td>12.775</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n137_s10/F</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">dec2/digits_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>dec2/digits_8_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>dec2/digits_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.424, 51.940%; route: 4.560, 43.671%; tC2Q: 0.458, 4.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>10.187</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/SUM</td>
</tr>
<tr>
<td>11.475</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>dec1/n143_s10/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">dec1/n143_s10/F</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" font-weight:bold;">dec1/digits_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>dec1/digits_5_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>dec1/digits_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.023, 49.363%; route: 4.694, 46.132%; tC2Q: 0.458, 4.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charOutput_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>scr/pixelCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_9_s0/Q</td>
</tr>
<tr>
<td>5.389</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td>n549_s10/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[3][A]</td>
<td style=" background: #97FFFF;">n549_s10/F</td>
</tr>
<tr>
<td>7.710</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>n549_s5/I3</td>
</tr>
<tr>
<td>8.532</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">n549_s5/F</td>
</tr>
<tr>
<td>9.821</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>n549_s2/I1</td>
</tr>
<tr>
<td>10.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">n549_s2/F</td>
</tr>
<tr>
<td>11.410</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>n549_s1/I0</td>
</tr>
<tr>
<td>12.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n549_s1/F</td>
</tr>
<tr>
<td>12.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">charOutput_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>charOutput_3_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>charOutput_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 39.418%; route: 5.666, 56.049%; tC2Q: 0.458, 4.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>9.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/COUT</td>
</tr>
<tr>
<td>9.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][B]</td>
<td>dec1/n38_s/CIN</td>
</tr>
<tr>
<td>10.301</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">dec1/n38_s/SUM</td>
</tr>
<tr>
<td>11.105</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>dec1/n139_s10/I0</td>
</tr>
<tr>
<td>12.137</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">dec1/n139_s10/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">dec1/digits_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>dec1/digits_7_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>dec1/digits_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.137, 52.392%; route: 4.210, 42.934%; tC2Q: 0.458, 4.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charOutput_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>scr/pixelCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_9_s0/Q</td>
</tr>
<tr>
<td>6.073</td>
<td>3.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>n548_s10/I2</td>
</tr>
<tr>
<td>6.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">n548_s10/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>n548_s5/I3</td>
</tr>
<tr>
<td>7.765</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">n548_s5/F</td>
</tr>
<tr>
<td>8.184</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>n548_s2/I0</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">n548_s2/F</td>
</tr>
<tr>
<td>10.840</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>n548_s1/I1</td>
</tr>
<tr>
<td>11.872</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n548_s1/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">charOutput_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>charOutput_4_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>charOutput_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.751, 39.320%; route: 5.330, 55.876%; tC2Q: 0.458, 4.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>charOutput_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>scr/pixelCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_3_s0/Q</td>
</tr>
<tr>
<td>6.100</td>
<td>3.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>n497_s26/I2</td>
</tr>
<tr>
<td>7.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">n497_s26/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>n497_s24/I1</td>
</tr>
<tr>
<td>7.281</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">n497_s24/O</td>
</tr>
<tr>
<td>8.095</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>n552_s7/I0</td>
</tr>
<tr>
<td>9.194</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" background: #97FFFF;">n552_s7/F</td>
</tr>
<tr>
<td>10.333</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>n552_s3/I1</td>
</tr>
<tr>
<td>11.155</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n552_s3/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>n552_s1/I1</td>
</tr>
<tr>
<td>11.787</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n552_s1/F</td>
</tr>
<tr>
<td>11.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">charOutput_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>charOutput_0_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>charOutput_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.728, 39.430%; route: 5.268, 55.722%; tC2Q: 0.458, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/digits_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>dec1/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">dec1/digits_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>dec1/n5_s12/I1</td>
</tr>
<tr>
<td>4.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">dec1/n5_s12/F</td>
</tr>
<tr>
<td>6.490</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>dec1/n24_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">dec1/n24_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>dec1/n23_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">dec1/n23_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>dec1/n22_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">dec1/n22_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>dec1/n21_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">dec1/n21_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>dec1/n20_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">dec1/n20_s/SUM</td>
</tr>
<tr>
<td>8.579</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>dec1/n41_s/I0</td>
</tr>
<tr>
<td>9.624</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">dec1/n41_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>dec1/n40_s/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">dec1/n40_s/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td>dec1/n39_s/CIN</td>
</tr>
<tr>
<td>10.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">dec1/n39_s/SUM</td>
</tr>
<tr>
<td>11.048</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>dec1/n141_s10/I0</td>
</tr>
<tr>
<td>11.674</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">dec1/n141_s10/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">dec1/digits_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>dec1/digits_6_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>dec1/digits_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.674, 50.032%; route: 4.210, 45.062%; tC2Q: 0.458, 4.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/digits_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/digits_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>dec2/digits_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">dec2/digits_0_s1/Q</td>
</tr>
<tr>
<td>4.107</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>dec2/n5_s12/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">dec2/n5_s12/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>dec2/n24_s/I1</td>
</tr>
<tr>
<td>6.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n24_s/COUT</td>
</tr>
<tr>
<td>6.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>dec2/n23_s/CIN</td>
</tr>
<tr>
<td>6.092</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">dec2/n23_s/COUT</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>dec2/n22_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">dec2/n22_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[1][B]</td>
<td>dec2/n21_s/CIN</td>
</tr>
<tr>
<td>6.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">dec2/n21_s/COUT</td>
</tr>
<tr>
<td>6.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][A]</td>
<td>dec2/n20_s/CIN</td>
</tr>
<tr>
<td>6.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" background: #97FFFF;">dec2/n20_s/COUT</td>
</tr>
<tr>
<td>6.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td>dec2/n19_s/CIN</td>
</tr>
<tr>
<td>6.826</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">dec2/n19_s/SUM</td>
</tr>
<tr>
<td>7.631</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td>dec2/n40_s/I0</td>
</tr>
<tr>
<td>8.675</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dec2/n40_s/COUT</td>
</tr>
<tr>
<td>8.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td>dec2/n39_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dec2/n39_s/SUM</td>
</tr>
<tr>
<td>10.527</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>dec2/n141_s10/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">dec2/n141_s10/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">dec2/digits_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>dec2/digits_6_s1/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>dec2/digits_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.080, 54.656%; route: 3.756, 40.413%; tC2Q: 0.458, 4.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/cachedValue_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/cachedValue_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>dec2/cachedValue_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">dec2/cachedValue_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>dec2/n113_s8/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">dec2/n113_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">dec2/cachedValue_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>dec2/cachedValue_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>dec2/cachedValue_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec2/stepCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec2/stepCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>dec2/stepCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">dec2/stepCounter_3_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>dec2/n77_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">dec2/n77_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">dec2/stepCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>dec2/stepCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>dec2/stepCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/stepCounter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/stepCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>dec1/stepCounter_1_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">dec1/stepCounter_1_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>dec1/n79_s2/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">dec1/n79_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">dec1/stepCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>dec1/stepCounter_1_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>dec1/stepCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>a/counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">a/counter_5_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>a/n194_s12/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">a/n194_s12/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">a/counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>a/counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>a/counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/isSending_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/isSending_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>c/isSending_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">c/isSending_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>c/n308_s14/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">c/n308_s14/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">c/isSending_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>c/isSending_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>c/isSending_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/cs_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/cs_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>scr/cs_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">scr/cs_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>scr/n252_s14/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">scr/n252_s14/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" font-weight:bold;">scr/cs_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>scr/cs_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>scr/cs_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>scr/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">scr/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>scr/n301_s9/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">scr/n301_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">scr/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>scr/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>scr/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dec1/stepCounter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dec1/stepCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>dec1/stepCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">dec1/stepCounter_2_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>dec1/n78_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">dec1/n78_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">dec1/stepCounter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>dec1/stepCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>dec1/stepCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/processStarted_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/processStarted_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>a/processStarted_s14/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">a/processStarted_s14/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>a/n106_s4/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">a/n106_s4/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">a/processStarted_s14/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>a/processStarted_s14/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>a/processStarted_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>a/counter_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">a/counter_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>a/n200_s12/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">a/n200_s12/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">a/counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>a/counter_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>a/counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>a/counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>a/counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>a/counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">a/counter_4_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>a/n196_s12/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">a/n196_s12/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">a/counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>a/counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>a/counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>c/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">c/bitToSend_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>c/n108_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">c/n108_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">c/bitToSend_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>c/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>c/bitToSend_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>scr/n241_s5/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">scr/n241_s5/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/bitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/bitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>scr/bitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">scr/bitNumber_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>scr/n255_s12/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">scr/n255_s12/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">scr/bitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>scr/bitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>scr/bitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>scr/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">scr/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>scr/n303_s7/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">scr/n303_s7/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">scr/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>scr/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>scr/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>scr/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">scr/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>scr/n302_s9/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">scr/n302_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">scr/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>scr/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>scr/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>scr/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">scr/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>scr/n296_s9/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">scr/n296_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">scr/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>scr/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>scr/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>scr/counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">scr/counter_16_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>scr/n287_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">scr/n287_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">scr/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>scr/counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>scr/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>scr/counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">scr/counter_19_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>scr/n284_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">scr/n284_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">scr/counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>scr/counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>scr/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/bitToSend_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/bitToSend_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>c/bitToSend_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">c/bitToSend_1_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>c/n109_s3/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">c/n109_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">c/bitToSend_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>c/bitToSend_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>c/bitToSend_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/clkDivider_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/clkDivider_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>c/clkDivider_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_1_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>c/n314_s13/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">c/n314_s13/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>c/clkDivider_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>c/clkDivider_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/clkDivider_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/clkDivider_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>c/clkDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_2_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>c/n313_s14/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">c/n313_s14/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>c/clkDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>c/clkDivider_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>c/clkDivider_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>c/clkDivider_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>c/clkDivider_6_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_6_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>c/n309_s14/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">c/n309_s14/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">c/clkDivider_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>c/clkDivider_6_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>c/clkDivider_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>scr/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">scr/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>scr/n297_s9/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">scr/n297_s9/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">scr/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>scr/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>scr/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>EXT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>scr/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">scr/counter_18_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>scr/n285_s9/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">scr/n285_s9/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">scr/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>341</td>
<td>IOR17[A]</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>scr/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>scr/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>adcOutputBufferCh1_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adcOutputBufferCh1_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adcOutputBufferCh1_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>adcOutputBufferCh1_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adcOutputBufferCh1_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adcOutputBufferCh1_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>adcOutputBufferCh1_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adcOutputBufferCh1_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adcOutputBufferCh1_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>adcOutputBufferCh1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adcOutputBufferCh1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adcOutputBufferCh1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>adcOutputBufferCh2_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adcOutputBufferCh2_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adcOutputBufferCh2_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>charOutput_3_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>charOutput_3_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>charOutput_3_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>c/byteReceived_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>c/byteReceived_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>c/byteReceived_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dec1/units_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dec1/units_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dec1/units_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dec1/units_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dec1/units_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dec1/units_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>EXT_CLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>te/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>EXT_CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>EXT_CLK_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>EXT_CLK_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>te/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>341</td>
<td>EXT_CLK_d</td>
<td>21.649</td>
<td>0.262</td>
</tr>
<tr>
<td>73</td>
<td>state[0]</td>
<td>30.987</td>
<td>1.861</td>
</tr>
<tr>
<td>56</td>
<td>charAddress[0]</td>
<td>25.523</td>
<td>3.458</td>
</tr>
<tr>
<td>37</td>
<td>charAddress[1]</td>
<td>25.880</td>
<td>3.268</td>
</tr>
<tr>
<td>36</td>
<td>charAddress[2]</td>
<td>26.864</td>
<td>3.434</td>
</tr>
<tr>
<td>34</td>
<td>dec1/state_0[1]</td>
<td>32.519</td>
<td>1.504</td>
</tr>
<tr>
<td>34</td>
<td>dec2/state_0[1]</td>
<td>30.930</td>
<td>1.379</td>
</tr>
<tr>
<td>29</td>
<td>adcOutputBufferCh2_15_8</td>
<td>31.756</td>
<td>1.803</td>
</tr>
<tr>
<td>29</td>
<td>n726_5</td>
<td>32.074</td>
<td>1.325</td>
</tr>
<tr>
<td>28</td>
<td>scr/state[2]</td>
<td>29.806</td>
<td>3.432</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name EXT_CLK -period 37.037 -waveform {0 18.518} [get_ports {EXT_CLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
