// Seed: 4217731468
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3
);
  wand id_5, id_6;
  logic id_7;
  ;
  assign id_5 = -1;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output logic id_9
);
  wire id_11;
  ;
  always @(posedge -1) begin : LABEL_0
    id_9 <= -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
