
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.207341                       # Number of seconds simulated
sim_ticks                                4207341420500                       # Number of ticks simulated
final_tick                               5146379368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40398                       # Simulator instruction rate (inst/s)
host_op_rate                                    61133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              169967212                       # Simulator tick rate (ticks/s)
host_mem_usage                                2214856                       # Number of bytes of host memory used
host_seconds                                 24753.84                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst           1862656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         268290496                       # Number of bytes read from this memory
system.physmem.bytes_read::total            270153152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      1862656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1862656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    186419520                       # Number of bytes written to this memory
system.physmem.bytes_written::total         186419520                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              29104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            4192039                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4221143                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2912805                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2912805                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               442716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             63767227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64209943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          442716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             442716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44308151                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44308151                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44308151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              442716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            63767227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108518094                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        4223042                       # number of replacements
system.l2.tagsinuse                        988.079637                       # Cycle average of tags in use
system.l2.total_refs                         23749589                       # Total number of references to valid blocks.
system.l2.sampled_refs                        4224044                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.622477                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   4579567647000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           547.023318                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               3.629281                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             437.427037                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.534202                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003544                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.427175                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.964922                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 5534                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data             15897677                       # number of ReadReq hits
system.l2.ReadReq_hits::total                15903211                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         10757313                       # number of Writeback hits
system.l2.Writeback_hits::total              10757313                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data            1042617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1042617                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  5534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              16940294                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16945828                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5534                       # number of overall hits
system.l2.overall_hits::cpu.data             16940294                       # number of overall hits
system.l2.overall_hits::total                16945828                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              29104                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1284006                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1313110                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2908033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2908033                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               29104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4192039                       # number of demand (read+write) misses
system.l2.demand_misses::total                4221143                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              29104                       # number of overall misses
system.l2.overall_misses::cpu.data            4192039                       # number of overall misses
system.l2.overall_misses::total               4221143                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   1523415000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  67059947500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     68583362500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 151769572500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151769572500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1523415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  218829520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220352935000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1523415000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 218829520000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220352935000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            34638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data         17181683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            17216321                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     10757313                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          10757313                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        3950650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3950650                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             34638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          21132333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21166971                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            34638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         21132333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21166971                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.840233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.074731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.076271                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.736090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736090                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.840233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.198371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199421                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.840233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.198371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199421                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52343.835899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52227.129390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52229.716094                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52189.769683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52189.769683                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52343.835899                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52201.212823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52202.196182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52343.835899                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52201.212823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52202.196182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2912805                       # number of writebacks
system.l2.writebacks::total                   2912805                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         29104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1284006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1313110                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2908033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2908033                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          29104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4192039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4221143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         29104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4192039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4221143                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1166767000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  51371673000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  52538440000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 116324738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116324738500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1166767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 167696411500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 168863178500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1166767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 167696411500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 168863178500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.840233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.074731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.076271                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.736090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.736090                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.840233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.198371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.840233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.198371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199421                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40089.575316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40008.904164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40010.692174                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40001.175537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40001.175537                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40089.575316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40003.542787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40004.135965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40089.575316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40003.542787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40004.135965                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48066774                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48066774                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            180738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31642333                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31619739                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.928596                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                       8414682841                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78608201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1000138175                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48066774                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31619739                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1559484495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  361476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles             6441090365                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  77779147                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2191                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         8079363799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.187322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.390170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               6565918599     81.27%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               1513445200     18.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           8079363799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.005712                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.118856                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               1157500152                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            5408257989                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                1066111263                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             447313654                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 180738                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1513424920                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 180738                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               1776774469                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              4789022527                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             39                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 463127957                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1050258068                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1513386018                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents              293485272                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands          2107723240                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5376294462                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5372228844                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4065618                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   109109                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1050278364                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            430686670                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153352549                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               721                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1513271963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2788                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1513274751                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples    8079363799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.187301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.390153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          6566089048     81.27%     81.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1513274751     18.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      8079363799                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            329404      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             927395184     61.28%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1510944      0.10%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            430686670     28.46%     89.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153352549     10.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1513274751                       # Type of FU issued
system.cpu.iq.rate                           0.179837                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        11102266181                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1511451191                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1511451191                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3647120                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1823560                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1823560                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1511121787                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1823560                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1726                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 180738                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles              1633747271                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles             231543178                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1513274751                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             430686670                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153352549                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          99098                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        81640                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               180738                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1513274751                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             430686670                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    584039219                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48058289                       # Number of branches executed
system.cpu.iew.exec_stores                  153352549                       # Number of stores executed
system.cpu.iew.exec_rate                     0.179837                       # Inst execution rate
system.cpu.iew.wb_sent                     1513274751                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1513274751                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.179837                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            180738                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   8079183061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.187305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.390157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   6565908310     81.27%     81.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1513274751     18.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   8079183061                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events            1513274751                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   8079183061                       # The number of ROB reads
system.cpu.rob.rob_writes                  3026730240                       # The number of ROB writes
system.cpu.timesIdled                        16831542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       335319042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.414683                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.414683                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.118840                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.118840                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4693589170                       # number of integer regfile reads
system.cpu.int_regfile_writes              2106128321                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2709005                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1485818                       # number of floating regfile writes
system.cpu.misc_regfile_reads               679707384                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  34388                       # number of replacements
system.cpu.icache.tagsinuse                220.670833                       # Cycle average of tags in use
system.cpu.icache.total_refs                 77744269                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  34638                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2244.479156                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     220.670833                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.861995                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.861995                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     77744269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        77744269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      77744269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         77744269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     77744269                       # number of overall hits
system.cpu.icache.overall_hits::total        77744269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        34878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34878                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        34878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        34878                       # number of overall misses
system.cpu.icache.overall_misses::total         34878                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1693529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1693529000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1693529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1693529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1693529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1693529000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     77779147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77779147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     77779147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77779147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     77779147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77779147                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000448                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000448                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000448                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000448                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000448                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48555.794484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48555.794484                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48555.794484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48555.794484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48555.794484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48555.794484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          240                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          240                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        34638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34638                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        34638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        34638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34638                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1613395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1613395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1613395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1613395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1613395000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1613395000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000445                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46578.757434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46578.757434                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46578.757434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46578.757434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46578.757434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46578.757434                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements               21132077                       # number of replacements
system.cpu.dcache.tagsinuse                255.997178                       # Cycle average of tags in use
system.cpu.dcache.total_refs                562883866                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs               21132333                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  26.636144                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939208584000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.997178                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    413481825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       413481825                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    149402041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      149402041                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     562883866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562883866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    562883866                       # number of overall hits
system.cpu.dcache.overall_hits::total       562883866                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17206730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17206730                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3950650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3950650                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     21157380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21157380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     21157380                       # number of overall misses
system.cpu.dcache.overall_misses::total      21157380                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 277872059000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 277872059000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 174056990500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 174056990500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 451929049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 451929049500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 451929049500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 451929049500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    430688555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    430688555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    584041246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    584041246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    584041246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    584041246                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.039952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039952                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036226                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036226                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16149.033489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16149.033489                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44057.810867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44057.810867                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21360.350360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21360.350360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21360.350360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21360.350360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     10757313                       # number of writebacks
system.cpu.dcache.writebacks::total          10757313                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        25047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25047                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        25047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        25047                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25047                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17181683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17181683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      3950650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3950650                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     21132333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21132333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     21132333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21132333                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 243333293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 243333293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 166155690500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 166155690500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 409488983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 409488983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 409488983500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 409488983500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.039894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036183                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14162.366574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14162.366574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42057.810867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42057.810867                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19377.367539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19377.367539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19377.367539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19377.367539                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
