<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO_DC_36x128_DynThr_OutReg" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 12 15 12:31:00.782" version="5.7" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="FIFO_DC_36x128_DynThr_OutReg.lpc" type="lpc" modified="2014 12 15 12:30:58.000"/>
		<File name="FIFO_DC_36x128_DynThr_OutReg.vhd" type="top_level_vhdl" modified="2014 12 15 12:30:58.000"/>
		<File name="FIFO_DC_36x128_DynThr_OutReg_tmpl.vhd" type="template_vhdl" modified="2014 12 15 12:30:58.000"/>
		<File name="tb_FIFO_DC_36x128_DynThr_OutReg_tmpl.vhd" type="testbench_vhdl" modified="2014 12 15 12:30:58.000"/>
  </Package>
</DiamondModule>
