Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May  3 01:35:06 2024
| Host         : DESKTOP-SUNLHPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demo_timing_summary_routed.rpt -pb demo_timing_summary_routed.pb -rpx demo_timing_summary_routed.rpx -warn_on_violation
| Design       : demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.191        0.000                      0                  128        0.155        0.000                      0                  128        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.191        0.000                      0                  128        0.155        0.000                      0                  128        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 div/m_reg_remainder_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.671ns (26.581%)  route 1.853ns (73.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  div/m_reg_remainder_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.518     5.832 f  div/m_reg_remainder_reg[8][0]/Q
                         net (fo=2, routed)           1.471     7.303    div/m_reg_remainder_reg[8]
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.153     7.456 r  div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4_i_1/O
                         net (fo=1, routed)           0.382     7.838    div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4_i_1_n_0
    SLICE_X6Y69          SRL16E                                       r  div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.592    15.015    div/clk_IBUF_BUFG
    SLICE_X6Y69          SRL16E                                       r  div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4/CLK
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y69          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.226    15.029    div/m_reg_quotient_reg[2][7]_srl6_div_m_reg_dvd_reg_c_4
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.716ns (64.188%)  route 0.957ns (35.812%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  div/s_reg_quotient_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    div/s_reg_quotient_reg[11]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.987 r  div/s_reg_quotient_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.987    div/s_reg_quotient_reg[14]_i_1_n_6
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590    15.013    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[13]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.062    15.298    div/s_reg_quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.621ns (62.869%)  route 0.957ns (37.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  div/s_reg_quotient_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    div/s_reg_quotient_reg[11]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.892 r  div/s_reg_quotient_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.892    div/s_reg_quotient_reg[14]_i_1_n_5
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590    15.013    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[14]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.062    15.298    div/s_reg_quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.605ns (62.637%)  route 0.957ns (37.363%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  div/s_reg_quotient_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    div/s_reg_quotient_reg[11]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.876 r  div/s_reg_quotient_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.876    div/s_reg_quotient_reg[14]_i_1_n_7
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590    15.013    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[12]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y73          FDCE (Setup_fdce_C_D)        0.062    15.298    div/s_reg_quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.602ns (62.593%)  route 0.957ns (37.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.873 r  div/s_reg_quotient_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.873    div/s_reg_quotient_reg[11]_i_1_n_6
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.591    15.014    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[9]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.062    15.299    div/s_reg_quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.581ns (62.283%)  route 0.957ns (37.717%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.852 r  div/s_reg_quotient_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.852    div/s_reg_quotient_reg[11]_i_1_n_4
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.591    15.014    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[11]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.062    15.299    div/s_reg_quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.507ns (61.151%)  route 0.957ns (38.849%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.778 r  div/s_reg_quotient_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.778    div/s_reg_quotient_reg[11]_i_1_n_5
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.591    15.014    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[10]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.062    15.299    div/s_reg_quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 div/m_reg_remainder_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.670ns (31.204%)  route 1.477ns (68.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.710     5.313    div/clk_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  div/m_reg_remainder_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     5.831 f  div/m_reg_remainder_reg[6][0]/Q
                         net (fo=2, routed)           0.859     6.690    div/m_reg_remainder_reg[6]
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.152     6.842 r  div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2_i_1/O
                         net (fo=1, routed)           0.618     7.460    div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2_i_1_n_0
    SLICE_X6Y69          SRL16E                                       r  div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.592    15.015    div/clk_IBUF_BUFG
    SLICE_X6Y69          SRL16E                                       r  div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2/CLK
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y69          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.268    14.987    div/m_reg_quotient_reg[2][5]_srl4_div_m_reg_dvd_reg_c_2
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.491ns (60.897%)  route 0.957ns (39.103%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.539 r  div/s_reg_quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    div/s_reg_quotient_reg[7]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.762 r  div/s_reg_quotient_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.762    div/s_reg_quotient_reg[11]_i_1_n_7
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.591    15.014    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[8]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.062    15.299    div/s_reg_quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 div/m_reg_quotient_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_reg_quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.358ns (58.651%)  route 0.957ns (41.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_quotient_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  div/m_reg_quotient_reg[0][5]/Q
                         net (fo=1, routed)           0.957     6.690    div/m_reg_quotient_reg[0][5]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     7.629 r  div/s_reg_quotient_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.629    div/s_reg_quotient_reg[7]_i_1_n_4
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.593    15.016    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[7]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y71          FDCE (Setup_fdce_C_D)        0.062    15.301    div/s_reg_quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 div/m_reg_dvsr_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_remainder_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.512    div/clk_IBUF_BUFG
    SLICE_X7Y71          FDCE                                         r  div/m_reg_dvsr_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  div/m_reg_dvsr_reg[6][0]/Q
                         net (fo=3, routed)           0.103     1.757    div/m_reg_dvsr_reg[6]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  div/m_reg_remainder[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    div/p_20_out
    SLICE_X6Y71          FDCE                                         r  div/m_reg_remainder_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.862     2.027    div/clk_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  div/m_reg_remainder_reg[5][0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121     1.646    div/m_reg_remainder_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 div/m_reg_quotient_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/m_reg_quotient_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  div/m_reg_quotient_reg[1][2]/Q
                         net (fo=1, routed)           0.059     1.700    div/m_reg_quotient_reg_n_0_[1][2]
    SLICE_X0Y71          FDCE                                         r  div/m_reg_quotient_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     2.030    div/clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  div/m_reg_quotient_reg[0][2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.016     1.542    div/m_reg_quotient_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 div/m_reg_dvsr_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_dvsr_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.512    div/clk_IBUF_BUFG
    SLICE_X7Y71          FDCE                                         r  div/m_reg_dvsr_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  div/m_reg_dvsr_reg[6][0]/Q
                         net (fo=3, routed)           0.110     1.764    div/m_reg_dvsr_reg[6]
    SLICE_X5Y71          FDCE                                         r  div/m_reg_dvsr_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.862     2.027    div/clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  div/m_reg_dvsr_reg[5][0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y71          FDCE (Hold_fdce_C_D)         0.078     1.604    div/m_reg_dvsr_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 div/m_reg_quotient_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.595     1.514    div/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  div/m_reg_quotient_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  div/m_reg_quotient_reg[1][1]/Q
                         net (fo=1, routed)           0.112     1.767    div/m_reg_quotient_reg_n_0_[1][1]
    SLICE_X1Y70          FDCE                                         r  div/m_reg_quotient_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.866     2.031    div/clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  div/m_reg_quotient_reg[0][1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X1Y70          FDCE (Hold_fdce_C_D)         0.078     1.605    div/m_reg_quotient_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 div/m_reg_remainder_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_remainder_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.774%)  route 0.125ns (40.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.512    div/clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  div/m_reg_remainder_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  div/m_reg_remainder_reg[9][0]/Q
                         net (fo=2, routed)           0.125     1.779    div/m_reg_remainder_reg[9]
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  div/m_reg_remainder[8][0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    div/p_23_out
    SLICE_X6Y70          FDCE                                         r  div/m_reg_remainder_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.863     2.028    div/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  div/m_reg_remainder_reg[8][0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    div/m_reg_remainder_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 div/m_reg_remainder_reg[11][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_remainder_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.512    div/clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  div/m_reg_remainder_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  div/m_reg_remainder_reg[11][0]/Q
                         net (fo=2, routed)           0.098     1.751    div/m_reg_remainder_reg[11]
    SLICE_X4Y71          LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  div/m_reg_remainder[10][0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    div/p_25_out
    SLICE_X4Y71          FDCE                                         r  div/m_reg_remainder_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.862     2.027    div/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div/m_reg_remainder_reg[10][0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.092     1.617    div/m_reg_remainder_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 div/m_reg_dvd_reg[15][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_dvd_reg[14][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  div/m_reg_dvd_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/m_reg_dvd_reg[15][13]/Q
                         net (fo=1, routed)           0.106     1.760    div/m_reg_dvd_reg_n_0_[15][13]
    SLICE_X2Y72          FDCE                                         r  div/m_reg_dvd_reg[14][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     2.029    div/clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  div/m_reg_dvd_reg[14][13]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.052     1.578    div/m_reg_dvd_reg[14][13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 div/m_reg_dvd_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.511    div/clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  div/m_reg_dvd_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  div/m_reg_dvd_reg_c_12/Q
                         net (fo=2, routed)           0.140     1.792    div/m_reg_dvd_reg_c_12_n_0
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.046     1.838 r  div/m_reg_quotient_reg_gate/O
                         net (fo=1, routed)           0.000     1.838    div/m_reg_quotient_reg_gate_n_0
    SLICE_X2Y73          FDCE                                         r  div/m_reg_quotient_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.862     2.027    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_quotient_reg[0][14]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.131     1.655    div/m_reg_quotient_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 div/m_reg_dvd_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_dvd_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.593     1.512    div/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  div/m_reg_dvd_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  div/m_reg_dvd_reg_c_7/Q
                         net (fo=3, routed)           0.126     1.779    div/m_reg_dvd_reg_c_7_n_0
    SLICE_X4Y72          FDCE                                         r  div/m_reg_dvd_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     2.026    div/clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  div/m_reg_dvd_reg_c_8/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDCE (Hold_fdce_C_D)         0.070     1.595    div/m_reg_dvd_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 div/m_reg_dvd_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/m_reg_quotient_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.091%)  route 0.142ns (42.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  div/m_reg_dvd_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/m_reg_dvd_reg_c_4/Q
                         net (fo=3, routed)           0.142     1.796    div/m_reg_dvd_reg_c_4_n_0
    SLICE_X6Y70          LUT2 (Prop_lut2_I1_O)        0.048     1.844 r  div/m_reg_quotient_reg_gate__7/O
                         net (fo=1, routed)           0.000     1.844    div/m_reg_quotient_reg_gate__7_n_0
    SLICE_X6Y70          FDCE                                         r  div/m_reg_quotient_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.863     2.028    div/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  div/m_reg_quotient_reg[0][6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.131     1.658    div/m_reg_quotient_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y64     div/m_reg_dvd_reg[10][8]_div_m_reg_dvd_reg_c_4/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y70     div/m_reg_dvd_reg[10][9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y71     div/m_reg_dvd_reg[11][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y66     div/m_reg_dvd_reg[11][9]_div_m_reg_dvd_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y66     div/m_reg_dvd_reg[12][10]_div_m_reg_dvd_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y70     div/m_reg_dvd_reg[12][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y66     div/m_reg_dvd_reg[13][11]_div_m_reg_dvd_reg_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y72     div/m_reg_dvd_reg[13][12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y72     div/m_reg_dvd_reg[14][12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y64     div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y66     div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div/s_reg_remainder_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.976ns (55.016%)  route 3.251ns (44.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.712     5.315    div/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  div/s_reg_remainder_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  div/s_reg_remainder_reg[0]/Q
                         net (fo=1, routed)           3.251     9.022    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.542 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.542    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.009ns (56.209%)  route 3.123ns (43.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.712     5.315    div/clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  div/s_reg_quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  div/s_reg_quotient_reg[1]/Q
                         net (fo=1, routed)           3.123     8.894    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.446 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.446    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.991ns (60.682%)  route 2.586ns (39.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.712     5.315    div/clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  div/s_reg_quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  div/s_reg_quotient_reg[0]/Q
                         net (fo=1, routed)           2.586     8.357    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.892 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.892    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 4.008ns (63.820%)  route 2.272ns (36.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.708     5.311    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  div/s_reg_quotient_reg[9]/Q
                         net (fo=1, routed)           2.272     8.039    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.591 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.591    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.007ns (64.915%)  route 2.165ns (35.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.712     5.315    div/clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  div/s_reg_quotient_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  div/s_reg_quotient_reg[2]/Q
                         net (fo=1, routed)           2.165     7.936    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.487 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.487    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.008ns (65.160%)  route 2.143ns (34.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.712     5.315    div/clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  div/s_reg_quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  div/s_reg_quotient_reg[3]/Q
                         net (fo=1, routed)           2.143     7.914    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.465 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.465    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.010ns (65.160%)  route 2.144ns (34.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.707     5.310    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  div/s_reg_quotient_reg[12]/Q
                         net (fo=1, routed)           2.144     7.910    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.464 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.464    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.149ns  (logic 4.025ns (65.457%)  route 2.124ns (34.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.707     5.310    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  div/s_reg_quotient_reg[14]/Q
                         net (fo=1, routed)           2.124     7.890    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.459 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.459    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.026ns (66.093%)  route 2.066ns (33.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.707     5.310    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  div/s_reg_quotient_reg[13]/Q
                         net (fo=1, routed)           2.066     7.831    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.402 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.402    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.008ns (68.093%)  route 1.878ns (31.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.711     5.314    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  div/s_reg_quotient_reg[4]/Q
                         net (fo=1, routed)           1.878     7.648    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.200 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.200    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div/s_reg_quotient_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.396ns (80.581%)  route 0.336ns (19.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[8]/Q
                         net (fo=1, routed)           0.336     1.991    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.246 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.246    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.389ns (79.392%)  route 0.361ns (20.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[7]/Q
                         net (fo=1, routed)           0.361     2.015    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.263 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.263    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.393ns (79.440%)  route 0.361ns (20.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[11]/Q
                         net (fo=1, routed)           0.361     2.015    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.267 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.267    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.397ns (79.614%)  route 0.358ns (20.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[5]/Q
                         net (fo=1, routed)           0.358     2.012    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.268 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.268    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.373ns (77.004%)  route 0.410ns (22.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  div/s_reg_quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[10]/Q
                         net (fo=1, routed)           0.410     2.064    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.297 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.297    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.397ns (77.237%)  route 0.412ns (22.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[6]/Q
                         net (fo=1, routed)           0.412     2.066    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.322 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.322    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.393ns (76.503%)  route 0.428ns (23.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.513    div/clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  div/s_reg_quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  div/s_reg_quotient_reg[4]/Q
                         net (fo=1, routed)           0.428     2.082    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.335 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.335    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.412ns (73.478%)  route 0.510ns (26.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.511    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  div/s_reg_quotient_reg[13]/Q
                         net (fo=1, routed)           0.510     2.162    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.433 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.433    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.100%)  route 0.540ns (27.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.511    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  div/s_reg_quotient_reg[12]/Q
                         net (fo=1, routed)           0.540     2.192    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.447 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.447    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/s_reg_quotient_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.410ns (72.760%)  route 0.528ns (27.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.592     1.511    div/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  div/s_reg_quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  div/s_reg_quotient_reg[14]/Q
                         net (fo=1, routed)           0.528     2.180    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.450 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.450    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.467ns (24.276%)  route 4.575ns (75.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           4.575     6.041    div/sw_IBUF[12]
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    div/clk_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[14][11]_srl2_div_m_reg_dvd_reg_c_0/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 0.982ns (20.721%)  route 3.757ns (79.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.757     4.740    div/sw_IBUF[8]
    SLICE_X6Y64          SRL16E                                       r  div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    div/clk_IBUF_BUFG
    SLICE_X6Y64          SRL16E                                       r  div/m_reg_dvd_reg[10][7]_srl6_div_m_reg_dvd_reg_c_4/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 0.967ns (20.513%)  route 3.747ns (79.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.747     4.714    div/sw_IBUF[9]
    SLICE_X6Y64          SRL16E                                       r  div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.598     5.021    div/clk_IBUF_BUFG
    SLICE_X6Y64          SRL16E                                       r  div/m_reg_dvd_reg[11][8]_srl5_div_m_reg_dvd_reg_c_3/CLK

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_dvd_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X2Y73          FDCE                                         f  div/m_reg_dvd_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_dvd_reg[1][0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_dvd_reg[2][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X2Y73          FDCE                                         f  div/m_reg_dvd_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_dvd_reg[2][1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_dvd_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X2Y73          FDCE                                         f  div/m_reg_dvd_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_dvd_reg[3][2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_dvd_reg_c_11/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X3Y73          FDCE                                         f  div/m_reg_dvd_reg_c_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  div/m_reg_dvd_reg_c_11/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_dvd_reg_c_12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X3Y73          FDCE                                         f  div/m_reg_dvd_reg_c_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  div/m_reg_dvd_reg_c_12/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_quotient_reg[0][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X2Y73          FDCE                                         f  div/m_reg_quotient_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_quotient_reg[0][12]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            div/m_reg_quotient_reg[0][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.477ns (38.398%)  route 2.369ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btnc_IBUF_inst/O
                         net (fo=97, routed)          2.369     3.845    div/btnc_IBUF
    SLICE_X2Y73          FDCE                                         f  div/m_reg_quotient_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.590     5.013    div/clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  div/m_reg_quotient_reg[0][13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.250ns (39.634%)  route 0.381ns (60.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.381     0.631    div/sw_IBUF[10]
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.870     2.035    div/clk_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[12][9]_srl4_div_m_reg_dvd_reg_c_2/CLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            div/m_reg_dvd_reg[5][2]_srl11_div_m_reg_dvd_reg_c_9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.245ns (37.339%)  route 0.411ns (62.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.411     0.656    div/sw_IBUF[3]
    SLICE_X2Y71          SRL16E                                       r  div/m_reg_dvd_reg[5][2]_srl11_div_m_reg_dvd_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     2.030    div/clk_IBUF_BUFG
    SLICE_X2Y71          SRL16E                                       r  div/m_reg_dvd_reg[5][2]_srl11_div_m_reg_dvd_reg_c_9/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            div/m_reg_dvd_reg[6][3]_srl10_div_m_reg_dvd_reg_c_8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.260ns (36.911%)  route 0.445ns (63.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.445     0.705    div/sw_IBUF[4]
    SLICE_X6Y72          SRL16E                                       r  div/m_reg_dvd_reg[6][3]_srl10_div_m_reg_dvd_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     2.026    div/clk_IBUF_BUFG
    SLICE_X6Y72          SRL16E                                       r  div/m_reg_dvd_reg[6][3]_srl10_div_m_reg_dvd_reg_c_8/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            div/m_reg_dvd_reg[4][1]_srl12_div_m_reg_dvd_reg_c_10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.253ns (35.153%)  route 0.467ns (64.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.467     0.720    div/sw_IBUF[2]
    SLICE_X2Y77          SRL16E                                       r  div/m_reg_dvd_reg[4][1]_srl12_div_m_reg_dvd_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     2.029    div/clk_IBUF_BUFG
    SLICE_X2Y77          SRL16E                                       r  div/m_reg_dvd_reg[4][1]_srl12_div_m_reg_dvd_reg_c_10/CLK

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            div/m_reg_dvd_reg[15][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.277ns (37.609%)  route 0.460ns (62.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.460     0.738    div/sw_IBUF[14]
    SLICE_X0Y72          FDCE                                         r  div/m_reg_dvd_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.864     2.029    div/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  div/m_reg_dvd_reg[15][13]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            div/m_reg_dvd_reg[8][5]_srl8_div_m_reg_dvd_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.262ns (34.507%)  route 0.497ns (65.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.497     0.759    div/sw_IBUF[6]
    SLICE_X6Y72          SRL16E                                       r  div/m_reg_dvd_reg[8][5]_srl8_div_m_reg_dvd_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     2.026    div/clk_IBUF_BUFG
    SLICE_X6Y72          SRL16E                                       r  div/m_reg_dvd_reg[8][5]_srl8_div_m_reg_dvd_reg_c_6/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            div/m_reg_dvd_reg[9][6]_srl7_div_m_reg_dvd_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.275ns (35.157%)  route 0.508ns (64.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.508     0.784    div/sw_IBUF[7]
    SLICE_X6Y76          SRL16E                                       r  div/m_reg_dvd_reg[9][6]_srl7_div_m_reg_dvd_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     2.024    div/clk_IBUF_BUFG
    SLICE_X6Y76          SRL16E                                       r  div/m_reg_dvd_reg[9][6]_srl7_div_m_reg_dvd_reg_c_5/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.270ns (34.190%)  route 0.519ns (65.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.519     0.789    div/sw_IBUF[11]
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.870     2.035    div/clk_IBUF_BUFG
    SLICE_X2Y66          SRL16E                                       r  div/m_reg_dvd_reg[13][10]_srl3_div_m_reg_dvd_reg_c_1/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            div/m_reg_dvd_reg[7][4]_srl9_div_m_reg_dvd_reg_c_7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.265ns (33.351%)  route 0.530ns (66.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.530     0.795    div/sw_IBUF[5]
    SLICE_X2Y74          SRL16E                                       r  div/m_reg_dvd_reg[7][4]_srl9_div_m_reg_dvd_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     2.026    div/clk_IBUF_BUFG
    SLICE_X2Y74          SRL16E                                       r  div/m_reg_dvd_reg[7][4]_srl9_div_m_reg_dvd_reg_c_7/CLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            div/m_reg_dvd_reg[15][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.291ns (35.438%)  route 0.530ns (64.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.530     0.821    div/sw_IBUF[13]
    SLICE_X4Y72          FDCE                                         r  div/m_reg_dvd_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     2.026    div/clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  div/m_reg_dvd_reg[15][12]/C





