\hypertarget{classverilog__generator_1_1AXIPort}{\section{verilog\-\_\-generator.\-A\-X\-I\-Port Class Reference}
\label{classverilog__generator_1_1AXIPort}\index{verilog\-\_\-generator.\-A\-X\-I\-Port@{verilog\-\_\-generator.\-A\-X\-I\-Port}}
}
Inheritance diagram for verilog\-\_\-generator.\-A\-X\-I\-Port\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classverilog__generator_1_1AXIPort}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1AXIPort_a361d2bda856fc56834185a84a380cda4}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}{name}
\item 
def \hyperlink{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}{name}
\item 
def \hyperlink{classverilog__generator_1_1AXIPort_ae3017dd2386c7e09cbf6b79a569bf471}{port\-\_\-name}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classverilog__generator_1_1AXIPort_a12216f6df7bee0b17bda71de5843b476}{bundle}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1AXIPort_a361d2bda856fc56834185a84a380cda4}{\index{verilog\-\_\-generator\-::\-A\-X\-I\-Port@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::AXIPort@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-A\-X\-I\-Port.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{args, }
\item[{}]{kwargs}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1AXIPort_a361d2bda856fc56834185a84a380cda4}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}{\index{verilog\-\_\-generator\-::\-A\-X\-I\-Port@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}!name@{name}}
\index{name@{name}!verilog_generator::AXIPort@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-A\-X\-I\-Port.\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}
\hypertarget{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}{\index{verilog\-\_\-generator\-::\-A\-X\-I\-Port@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}!name@{name}}
\index{name@{name}!verilog_generator::AXIPort@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-A\-X\-I\-Port.\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{n, }
\item[{}]{None}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1AXIPort_af08a76ecfd4a6978c60888ef47f39309}
\hypertarget{classverilog__generator_1_1AXIPort_ae3017dd2386c7e09cbf6b79a569bf471}{\index{verilog\-\_\-generator\-::\-A\-X\-I\-Port@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}!port\-\_\-name@{port\-\_\-name}}
\index{port\-\_\-name@{port\-\_\-name}!verilog_generator::AXIPort@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}}
\subsubsection[{port\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-A\-X\-I\-Port.\-port\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1AXIPort_ae3017dd2386c7e09cbf6b79a569bf471}


\subsection{Member Data Documentation}
\hypertarget{classverilog__generator_1_1AXIPort_a12216f6df7bee0b17bda71de5843b476}{\index{verilog\-\_\-generator\-::\-A\-X\-I\-Port@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}!bundle@{bundle}}
\index{bundle@{bundle}!verilog_generator::AXIPort@{verilog\-\_\-generator\-::\-A\-X\-I\-Port}}
\subsubsection[{bundle}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-A\-X\-I\-Port.\-bundle}}\label{classverilog__generator_1_1AXIPort_a12216f6df7bee0b17bda71de5843b476}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
