
*** Running vivado
    with args -log design_1_srcnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 429.777 ; gain = 162.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bcevans/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 474.121 ; gain = 42.586
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1853.445 ; gain = 371.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEeOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_3_2_12_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_3_2_12_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_3_2_12_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_3_2_12_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_6ns_9_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_6ns_9_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_3ns_8ns_10_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_3ns_8ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_3ns_8ns_10_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_3ns_8ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_8ns_8_12_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_4ns_3ns_2_8_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_4ns_3ns_2_8_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_4ns_3ns_2_8_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_4ns_3ns_2_8_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_12s_12s_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_12s_12s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_12s_12s_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_12s_12s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_12s_12s_24s_25_4_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_12s_12s_24s_25_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_12s_12s_25s_25_4_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_12s_12s_25s_25_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU7' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_5' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW8' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_64s_8ns_64_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_64s_8ns_64_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1_divseq' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_8ns_9_13_seq_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:33]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_6ns_8_12_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_8ns_6ns_8_12_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_6ns_8_12_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_8ns_6ns_8_12_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_6ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_6ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_6ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_6ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_15_4_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_15_4_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_18s_16s_33_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_18s_16s_33_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_18s_16s_33_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_18s_16s_33_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_15_4_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_15_4_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_15_4_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_15_4_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU4' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW5' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW6' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_19ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_5ns_19ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_19ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_19ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_32s_18s_49_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_32s_18s_49_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mux_2_1_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:329]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_gmem_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:1867]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_gmem_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_i3_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_o_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_o_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_o_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_w3_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w3_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w3_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w2_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w2_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_w1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_w1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_w1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_o_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_o_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_o_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_o_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i3_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i3_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i2_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i2_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_i1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_i1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_i1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_gmem_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_gmem_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_AWREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_ARREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[31] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[30] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[29] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[28] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[27] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[26] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[25] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[24] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[23] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[22] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[21] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[20] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[19] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[18] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[17] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[16] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_o_RDATA[15] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 2579.535 ; gain = 1097.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 2579.535 ; gain = 1097.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 2579.535 ; gain = 1097.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2617.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3190.809 ; gain = 33.227
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/faster/faster.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/faster/faster.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3353.598 ; gain = 162.789
Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3460.676 ; gain = 269.867
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:02:57 . Memory (MB): peak = 3460.676 ; gain = 1978.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_8ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_8ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '4' to '2' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].dividend_tmp_reg[4]' and it is trimmed from '4' to '2' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_4ns_3ns_2_8_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_330_reg_18673_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8132]
WARNING: [Synth 8-3936] Found unconnected internal register 'empty_reg_18466_reg' and it is trimmed from '10' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8349]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln139_reg_2567_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1.v:2415]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln74_reg_2645_reg' and it is trimmed from '9' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1.v:2422]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln98_1_reg_2309_reg' and it is trimmed from '64' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1.v:2379]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_8ns_6ns_8_12_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_6ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_6114_reg' and it is trimmed from '32' to '18' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:3822]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_AUTbkb:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_AUThbi:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_AUTONgs:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_AUTO4jc:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_gmem_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_i1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_i2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_i3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_i3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_o_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_o_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_w1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_w3_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_w3_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:21 ; elapsed = 00:04:05 . Memory (MB): peak = 3460.676 ; gain = 1978.902
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/mul_12s_12s_24_1_1_U66' (srcnn_mul_12s_12s_24_1_1) to 'inst/grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/mul_12s_12s_24_1_1_U69'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 51    
	   3 Input   64 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 16    
	   2 Input   49 Bit       Adders := 47    
	   3 Input   42 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 24    
	   2 Input   31 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 17    
	   2 Input   23 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 5     
	   3 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 170   
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 53    
	   2 Input   11 Bit       Adders := 12    
	   3 Input   10 Bit       Adders := 223   
	   2 Input   10 Bit       Adders := 41    
	   2 Input    9 Bit       Adders := 96    
	   3 Input    9 Bit       Adders := 33    
	   2 Input    8 Bit       Adders := 254   
	   3 Input    8 Bit       Adders := 4     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 16    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 13    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 134   
	   3 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 123   
	   2 Input    3 Bit       Adders := 68    
	   2 Input    2 Bit       Adders := 36    
	   3 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              150 Bit    Registers := 1     
	               96 Bit    Registers := 48    
	               72 Bit    Registers := 24    
	               64 Bit    Registers := 105   
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 6     
	               52 Bit    Registers := 16    
	               51 Bit    Registers := 1     
	               49 Bit    Registers := 29    
	               47 Bit    Registers := 1     
	               37 Bit    Registers := 9     
	               36 Bit    Registers := 4     
	               34 Bit    Registers := 8     
	               33 Bit    Registers := 16    
	               32 Bit    Registers := 84    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 92    
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 229   
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 292   
	               15 Bit    Registers := 143   
	               14 Bit    Registers := 15    
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 235   
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 54    
	                9 Bit    Registers := 468   
	                8 Bit    Registers := 493   
	                7 Bit    Registers := 49    
	                6 Bit    Registers := 161   
	                5 Bit    Registers := 80    
	                4 Bit    Registers := 141   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 117   
	                1 Bit    Registers := 823   
+---Multipliers : 
	               9x64  Multipliers := 1     
	              18x32  Multipliers := 5     
+---RAMs : 
	            1170K Bit	(37440 X 32 bit)          RAMs := 2     
	             240K Bit	(15360 X 16 bit)          RAMs := 2     
	             135K Bit	(4095 X 34 bit)          RAMs := 7     
	              34K Bit	(2176 X 16 bit)          RAMs := 30    
	              23K Bit	(2024 X 12 bit)          RAMs := 3     
	              15K Bit	(640 X 24 bit)          RAMs := 2     
	              14K Bit	(800 X 18 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(255 X 36 bit)          RAMs := 4     
	               8K Bit	(511 X 18 bit)          RAMs := 3     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               6K Bit	(204 X 32 bit)          RAMs := 15    
	              558 Bit	(31 X 18 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 2     
	   2 Input  254 Bit        Muxes := 2     
	   2 Input  253 Bit        Muxes := 2     
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  251 Bit        Muxes := 2     
	   2 Input  250 Bit        Muxes := 2     
	   2 Input  249 Bit        Muxes := 2     
	   2 Input  248 Bit        Muxes := 2     
	   2 Input  247 Bit        Muxes := 2     
	   2 Input  246 Bit        Muxes := 2     
	   2 Input  245 Bit        Muxes := 2     
	   2 Input  244 Bit        Muxes := 2     
	   2 Input  243 Bit        Muxes := 2     
	   2 Input  242 Bit        Muxes := 2     
	   2 Input  241 Bit        Muxes := 2     
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  239 Bit        Muxes := 2     
	   2 Input  238 Bit        Muxes := 2     
	   2 Input  237 Bit        Muxes := 2     
	   2 Input  236 Bit        Muxes := 2     
	   2 Input  235 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 2     
	   2 Input  233 Bit        Muxes := 2     
	   2 Input  232 Bit        Muxes := 2     
	   2 Input  231 Bit        Muxes := 2     
	   2 Input  230 Bit        Muxes := 2     
	   2 Input  229 Bit        Muxes := 2     
	   2 Input  228 Bit        Muxes := 2     
	   2 Input  227 Bit        Muxes := 2     
	   2 Input  226 Bit        Muxes := 2     
	   2 Input  225 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  223 Bit        Muxes := 2     
	   2 Input  222 Bit        Muxes := 2     
	   2 Input  221 Bit        Muxes := 2     
	   2 Input  220 Bit        Muxes := 2     
	   2 Input  219 Bit        Muxes := 2     
	   2 Input  218 Bit        Muxes := 2     
	   2 Input  217 Bit        Muxes := 2     
	   2 Input  216 Bit        Muxes := 2     
	   2 Input  215 Bit        Muxes := 2     
	   2 Input  214 Bit        Muxes := 2     
	   2 Input  213 Bit        Muxes := 2     
	   2 Input  212 Bit        Muxes := 2     
	   2 Input  211 Bit        Muxes := 2     
	   2 Input  210 Bit        Muxes := 2     
	   2 Input  209 Bit        Muxes := 2     
	   2 Input  208 Bit        Muxes := 2     
	   2 Input  207 Bit        Muxes := 2     
	   2 Input  206 Bit        Muxes := 2     
	   2 Input  205 Bit        Muxes := 2     
	   2 Input  204 Bit        Muxes := 2     
	   2 Input  203 Bit        Muxes := 2     
	   2 Input  202 Bit        Muxes := 2     
	   2 Input  201 Bit        Muxes := 2     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  199 Bit        Muxes := 2     
	   2 Input  198 Bit        Muxes := 2     
	   2 Input  197 Bit        Muxes := 2     
	   2 Input  196 Bit        Muxes := 2     
	   2 Input  195 Bit        Muxes := 2     
	   2 Input  194 Bit        Muxes := 2     
	   2 Input  193 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  191 Bit        Muxes := 2     
	   2 Input  190 Bit        Muxes := 2     
	   2 Input  189 Bit        Muxes := 2     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  187 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 2     
	   2 Input  185 Bit        Muxes := 2     
	   2 Input  184 Bit        Muxes := 2     
	   2 Input  183 Bit        Muxes := 2     
	   2 Input  182 Bit        Muxes := 2     
	   2 Input  181 Bit        Muxes := 2     
	   2 Input  180 Bit        Muxes := 2     
	   2 Input  179 Bit        Muxes := 2     
	   2 Input  178 Bit        Muxes := 2     
	   2 Input  177 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  175 Bit        Muxes := 2     
	   2 Input  174 Bit        Muxes := 2     
	   2 Input  173 Bit        Muxes := 2     
	   2 Input  172 Bit        Muxes := 2     
	   2 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 2     
	   2 Input  169 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  167 Bit        Muxes := 2     
	   2 Input  166 Bit        Muxes := 2     
	   2 Input  165 Bit        Muxes := 2     
	   2 Input  164 Bit        Muxes := 2     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  158 Bit        Muxes := 2     
	   2 Input  157 Bit        Muxes := 2     
	   2 Input  156 Bit        Muxes := 2     
	   2 Input  155 Bit        Muxes := 2     
	   2 Input  154 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 2     
	   2 Input  151 Bit        Muxes := 2     
	   2 Input  150 Bit        Muxes := 3     
	 151 Input  150 Bit        Muxes := 1     
	   3 Input  149 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 3     
	   2 Input  146 Bit        Muxes := 3     
	   2 Input  145 Bit        Muxes := 3     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  143 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 3     
	   2 Input  140 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 3     
	   3 Input  138 Bit        Muxes := 1     
	   2 Input  138 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 3     
	   2 Input  136 Bit        Muxes := 2     
	   2 Input  135 Bit        Muxes := 2     
	   2 Input  134 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 3     
	   2 Input  132 Bit        Muxes := 2     
	   2 Input  131 Bit        Muxes := 3     
	   2 Input  130 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 3     
	   2 Input  127 Bit        Muxes := 2     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  125 Bit        Muxes := 2     
	   2 Input  124 Bit        Muxes := 2     
	   2 Input  123 Bit        Muxes := 2     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 3     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  118 Bit        Muxes := 3     
	   2 Input  117 Bit        Muxes := 3     
	   3 Input  116 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 2     
	   2 Input  110 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   2 Input  108 Bit        Muxes := 2     
	   2 Input  107 Bit        Muxes := 3     
	   3 Input  106 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 2     
	   2 Input  105 Bit        Muxes := 3     
	   2 Input  104 Bit        Muxes := 2     
	   2 Input  103 Bit        Muxes := 3     
	   2 Input  102 Bit        Muxes := 2     
	   2 Input  101 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 2     
	   2 Input   98 Bit        Muxes := 2     
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 19    
	   2 Input   95 Bit        Muxes := 2     
	   2 Input   94 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 3     
	   2 Input   92 Bit        Muxes := 3     
	   2 Input   91 Bit        Muxes := 2     
	   2 Input   90 Bit        Muxes := 2     
	   2 Input   89 Bit        Muxes := 2     
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 2     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   2 Input   83 Bit        Muxes := 2     
	   2 Input   82 Bit        Muxes := 2     
	   2 Input   81 Bit        Muxes := 3     
	   2 Input   80 Bit        Muxes := 3     
	   2 Input   79 Bit        Muxes := 2     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   77 Bit        Muxes := 2     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 11    
	   2 Input   71 Bit        Muxes := 3     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   69 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 84    
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 2     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 3     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 2     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 18    
	  52 Input   51 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   50 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 3     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 3     
	   2 Input   43 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 5     
	  38 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 4     
	   3 Input   34 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 11    
	   2 Input   32 Bit        Muxes := 119   
	  18 Input   32 Bit        Muxes := 1     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 10    
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 3     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 455   
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 9     
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 21    
	   2 Input   12 Bit        Muxes := 128   
	   6 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 9     
	  48 Input   11 Bit        Muxes := 1     
	  46 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 46    
	   2 Input    9 Bit        Muxes := 73    
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 295   
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 32    
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 135   
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 110   
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 68    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 566   
	   5 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 128   
	   4 Input    2 Bit        Muxes := 45    
	   2 Input    1 Bit        Muxes := 1092  
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w2_m_axi.
DSP Report: Generating DSP trunc_ln53_4_reg_18833_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln53_4_reg_18833_reg is absorbed into DSP trunc_ln53_4_reg_18833_reg.
DSP Report: register trunc_ln53_4_reg_18833_reg is absorbed into DSP trunc_ln53_4_reg_18833_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U38/tmp_product is absorbed into DSP trunc_ln53_4_reg_18833_reg.
DSP Report: Generating DSP trunc_ln53_6_reg_18839_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln53_6_reg_18839_reg is absorbed into DSP trunc_ln53_6_reg_18839_reg.
DSP Report: register trunc_ln53_6_reg_18839_reg is absorbed into DSP trunc_ln53_6_reg_18839_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U39/tmp_product is absorbed into DSP trunc_ln53_6_reg_18839_reg.
DSP Report: Generating DSP trunc_ln53_8_reg_18866_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register trunc_ln53_8_reg_18866_reg is absorbed into DSP trunc_ln53_8_reg_18866_reg.
DSP Report: register trunc_ln53_8_reg_18866_reg is absorbed into DSP trunc_ln53_8_reg_18866_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U42/tmp_product is absorbed into DSP trunc_ln53_8_reg_18866_reg.
DSP Report: Generating DSP trunc_ln53_2_reg_18930_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln53_2_reg_18930_reg is absorbed into DSP trunc_ln53_2_reg_18930_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U49/tmp_product is absorbed into DSP trunc_ln53_2_reg_18930_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U36/tmp_product, operation Mode is: (A:0x175)*B2.
DSP Report: register mul_8ns_10ns_17_1_1_U36/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U36/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U36/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U45/tmp_product, operation Mode is: (A:0x175)*B2.
DSP Report: register mul_8ns_10ns_17_1_1_U45/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U45/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U45/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U46/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U46/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U46/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U46/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U52/tmp_product, operation Mode is: (A:0x2e9)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U52/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U54/tmp_product, operation Mode is: (A:0x2e9)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U54/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U55/tmp_product, operation Mode is: (A:0x2e9)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U55/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_ln38_reg_19065_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln38_reg_19065_reg is absorbed into DSP mul_ln38_reg_19065_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U63/tmp_product is absorbed into DSP mul_ln38_reg_19065_reg.
DSP Report: Generating DSP mul_ln53_250_reg_19050_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_250_reg_19050_reg is absorbed into DSP mul_ln53_250_reg_19050_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U62/tmp_product is absorbed into DSP mul_ln53_250_reg_19050_reg.
DSP Report: Generating DSP mul_ln53_249_reg_19025_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_249_reg_19025_reg is absorbed into DSP mul_ln53_249_reg_19025_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U60/tmp_product is absorbed into DSP mul_ln53_249_reg_19025_reg.
DSP Report: Generating DSP mul_ln53_247_reg_18984_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_247_reg_18984_reg is absorbed into DSP mul_ln53_247_reg_18984_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U56/tmp_product is absorbed into DSP mul_ln53_247_reg_18984_reg.
DSP Report: Generating DSP mul_ln53_246_reg_18936_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_246_reg_18936_reg is absorbed into DSP mul_ln53_246_reg_18936_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U51/tmp_product is absorbed into DSP mul_ln53_246_reg_18936_reg.
DSP Report: Generating DSP mul_ln53_248_reg_19010_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_248_reg_19010_reg is absorbed into DSP mul_ln53_248_reg_19010_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U59/tmp_product is absorbed into DSP mul_ln53_248_reg_19010_reg.
DSP Report: Generating DSP mul_ln53_243_reg_18802_reg, operation Mode is: ((A:0x58)*B2)'.
DSP Report: register mul_ln53_243_reg_18802_reg is absorbed into DSP mul_ln53_243_reg_18802_reg.
DSP Report: register mul_ln53_243_reg_18802_reg is absorbed into DSP mul_ln53_243_reg_18802_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U34/tmp_product is absorbed into DSP mul_ln53_243_reg_18802_reg.
DSP Report: Generating DSP mul_ln53_245_reg_18910_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_245_reg_18910_reg is absorbed into DSP mul_ln53_245_reg_18910_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U47/tmp_product is absorbed into DSP mul_ln53_245_reg_18910_reg.
DSP Report: Generating DSP mul_ln53_244_reg_18851_reg, operation Mode is: ((A:0x58)*B)'.
DSP Report: register mul_ln53_244_reg_18851_reg is absorbed into DSP mul_ln53_244_reg_18851_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U41/tmp_product is absorbed into DSP mul_ln53_244_reg_18851_reg.
DSP Report: Generating DSP add_ln53_314_reg_25858_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln53_314_reg_25858_reg is absorbed into DSP add_ln53_314_reg_25858_reg.
DSP Report: register mul_ln38_reg_19065_reg is absorbed into DSP add_ln53_314_reg_25858_reg.
DSP Report: operator add_ln53_314_fu_15723_p2 is absorbed into DSP add_ln53_314_reg_25858_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U63/tmp_product is absorbed into DSP add_ln53_314_reg_25858_reg.
DSP Report: Generating DSP add_ln53_323_reg_25888_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln53_323_reg_25888_reg is absorbed into DSP add_ln53_323_reg_25888_reg.
DSP Report: register mul_ln38_reg_19065_reg is absorbed into DSP add_ln53_323_reg_25888_reg.
DSP Report: operator add_ln53_323_fu_15747_p2 is absorbed into DSP add_ln53_323_reg_25888_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U63/tmp_product is absorbed into DSP add_ln53_323_reg_25888_reg.
DSP Report: Generating DSP add_ln53_322_reg_25883_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln53_322_reg_25883_reg is absorbed into DSP add_ln53_322_reg_25883_reg.
DSP Report: register mul_ln53_250_reg_19050_reg is absorbed into DSP add_ln53_322_reg_25883_reg.
DSP Report: operator add_ln53_322_fu_15743_p2 is absorbed into DSP add_ln53_322_reg_25883_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U62/tmp_product is absorbed into DSP add_ln53_322_reg_25883_reg.
DSP Report: Generating DSP add_ln53_313_fu_15712_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln53_250_reg_19050_reg is absorbed into DSP add_ln53_313_fu_15712_p2.
DSP Report: operator add_ln53_313_fu_15712_p2 is absorbed into DSP add_ln53_313_fu_15712_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U62/tmp_product is absorbed into DSP add_ln53_313_fu_15712_p2.
DSP Report: Generating DSP add_ln53_321_reg_25651_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln53_321_reg_25651_reg is absorbed into DSP add_ln53_321_reg_25651_reg.
DSP Report: register mul_ln53_249_reg_19025_reg is absorbed into DSP add_ln53_321_reg_25651_reg.
DSP Report: operator add_ln53_321_fu_15468_p2 is absorbed into DSP add_ln53_321_reg_25651_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U60/tmp_product is absorbed into DSP add_ln53_321_reg_25651_reg.
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U61/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U28/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U31/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U40/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U40/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U40/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U64/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U64/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[0]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[1]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[2]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[3]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[4]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[5]' (FDE) to 'urem_9ns_8ns_9_13_1_U43/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U43/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U43/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[0]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[1]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[2]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[3]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[4]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[5]' (FDE) to 'urem_8ns_8ns_8_12_1_U35/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U35/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U35/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[0]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[1]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[2]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[3]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[4]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[5]' (FDE) to 'urem_8ns_8ns_8_12_1_U44/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][4]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][4]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][5]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][5]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][6]' (FDRE) to 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]' (FDE) to 'urem_9ns_8ns_9_13_1_U57/divisor0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U57/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][0]' (FDRE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][8]' (FDRE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][1]' (FDRE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][2]' (FDRE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/divisor_tmp_reg[0][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U48/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U61/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U28/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U31/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U40/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U43/\srcnn_urem_9ns_8ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U35/\srcnn_urem_8ns_8ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\srcnn_urem_8ns_8ns_8_12_1_divider_u/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U53/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U53/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U50/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U50/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U53/\srcnn_urem_4ns_3ns_2_8_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U50/\srcnn_urem_4ns_3ns_2_8_1_divider_u/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_241_reg_18471_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_330_reg_18673_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln53_23_reg_19080_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U40/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U40/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U43/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U43/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U35/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U35/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U53/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U53/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U50/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U50/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_241_reg_18471_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_331_reg_18678_pp0_iter1_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U64/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U57/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U48/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U61/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U28/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U31/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U40/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U40/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U43/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U43/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U35/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U35/\srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_8ns_8ns_8_12_1_U44/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_8ns_8ns_8_12_1_U44/\srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U53/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U53/\srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_4ns_3ns_2_8_1_U50/\divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_4ns_3ns_2_8_1_U50/\srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U64/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U64/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U57/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U57/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U48/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U48/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U61/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U61/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U28/\divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (urem_9ns_8ns_9_13_1_U28/\srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (urem_9ns_8ns_9_13_1_U31/\divisor0_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_64_reg_21470_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8666]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_116_reg_23815_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8813]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_82_reg_22313_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8943]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_68_reg_22301_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8942]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_134_reg_24630_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8844]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_120_reg_24623_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8843]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_112_reg_23289_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8764]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_100_reg_23282_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8763]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_94_reg_22456_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8690]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_96_reg_22463_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8691]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_98_reg_22809_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8777]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_84_reg_22802_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8776]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_106_reg_24483_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8833]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_102_reg_23641_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8800]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_88_reg_23629_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8801]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_180_reg_21658_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8676]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_170_reg_20842_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8923]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_86_reg_23129_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8725]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_14_reg_20172_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8875]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_48_reg_20972_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8713]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_118_reg_24131_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8208]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_104_reg_24119_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8207]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_66_reg_21794_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8167]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_190_reg_22657_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8182]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_114_reg_23476_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8196]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_200_reg_23499_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8197]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_130_reg_24307_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8258]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_132_reg_24313_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8259]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln53_124_reg_25385_reg' and it is trimmed from '24' to '12' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:8865]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' into 'mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_24s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mac_muladd_12s_12s_25s_25_4_1.v:41]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP trunc_ln53_3_reg_19004_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register trunc_ln53_3_reg_19004_reg is absorbed into DSP trunc_ln53_3_reg_19004_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U58/tmp_product is absorbed into DSP trunc_ln53_3_reg_19004_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U68/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln35_reg_19589_reg is absorbed into DSP mul_12s_12s_24_1_1_U68/tmp_product.
DSP Report: register reg_7015_reg is absorbed into DSP mul_12s_12s_24_1_1_U68/tmp_product.
DSP Report: register sext_ln53_4_reg_19515_reg is absorbed into DSP mul_12s_12s_24_1_1_U68/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U68/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U68/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U96/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U99/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U104/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U113/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U117/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U127/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U136/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U151/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U72/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln35_9_reg_19992_reg is absorbed into DSP mul_12s_12s_24_1_1_U72/tmp_product.
DSP Report: register reg_7019_reg is absorbed into DSP mul_12s_12s_24_1_1_U72/tmp_product.
DSP Report: register sext_ln53_22_reg_19782_reg is absorbed into DSP mul_12s_12s_24_1_1_U72/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U72/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U72/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U109/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U114/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U118/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U123/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U137/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U152/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U162/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U177/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U75/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln35_18_reg_20615_reg is absorbed into DSP mul_12s_12s_24_1_1_U75/tmp_product.
DSP Report: register reg_7015_reg is absorbed into DSP mul_12s_12s_24_1_1_U75/tmp_product.
DSP Report: register sext_ln53_40_reg_20370_reg is absorbed into DSP mul_12s_12s_24_1_1_U75/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U75/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U75/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U128/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U133/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U138/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U143/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U163/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U172/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U193/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U203/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U78/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln35_27_reg_21267_reg is absorbed into DSP mul_12s_12s_24_1_1_U78/tmp_product.
DSP Report: register reg_7015_reg is absorbed into DSP mul_12s_12s_24_1_1_U78/tmp_product.
DSP Report: register sext_ln53_58_reg_20985_reg is absorbed into DSP mul_12s_12s_24_1_1_U78/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U78/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U78/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U148/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U153/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U158/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U168/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U182/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U196/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U217/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U227/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U81/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln35_36_reg_22095_reg is absorbed into DSP mul_12s_12s_24_1_1_U81/tmp_product.
DSP Report: register reg_7019_reg is absorbed into DSP mul_12s_12s_24_1_1_U81/tmp_product.
DSP Report: register sext_ln53_76_reg_21807_reg is absorbed into DSP mul_12s_12s_24_1_1_U81/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U81/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U81/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U173/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U178/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U183/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U197/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U208/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U222/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U246/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U257/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U83/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln53_94_reg_22456_reg is absorbed into DSP mul_12s_12s_24_1_1_U83/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U83/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U83/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U188/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U198/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U213/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U223/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U236/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U247/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U266/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U273/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_501_reg_23698_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln53_112_reg_23289_reg is absorbed into DSP tmp_501_reg_23698_reg.
DSP Report: register tmp_501_reg_23698_reg is absorbed into DSP tmp_501_reg_23698_reg.
DSP Report: operator mul_12s_12s_24_1_1_U86/tmp_product is absorbed into DSP tmp_501_reg_23698_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U218/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U228/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U237/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U251/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U261/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U270/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U278/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U282/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_510_reg_24371_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_510_reg_24371_reg is absorbed into DSP tmp_510_reg_24371_reg.
DSP Report: operator mul_12s_12s_24_1_1_U89/tmp_product is absorbed into DSP tmp_510_reg_24371_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U242/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U252/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U264/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U271/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U276/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U281/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U284/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U287/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U93/tmp_product, operation Mode is: A''*B''.
DSP Report: register select_ln35_74_reg_25072_reg is absorbed into DSP mul_12s_12s_24_1_1_U93/tmp_product.
DSP Report: register sext_ln35_72_reg_26091_reg is absorbed into DSP mul_12s_12s_24_1_1_U93/tmp_product.
DSP Report: register reg_7015_reg is absorbed into DSP mul_12s_12s_24_1_1_U93/tmp_product.
DSP Report: register sext_ln53_148_reg_26004_reg is absorbed into DSP mul_12s_12s_24_1_1_U93/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U93/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U93/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U290/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U293/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U296/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U299/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U302/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U305/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U307/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U309/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_366_reg_19655_reg, operation Mode is: (A''*B)'.
DSP Report: register reg_7023_reg is absorbed into DSP tmp_366_reg_19655_reg.
DSP Report: register sext_ln53_1_reg_19509_reg is absorbed into DSP tmp_366_reg_19655_reg.
DSP Report: register tmp_366_reg_19655_reg is absorbed into DSP tmp_366_reg_19655_reg.
DSP Report: operator mul_12s_12s_24_1_1_U67/tmp_product is absorbed into DSP tmp_366_reg_19655_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U95/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U98/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U102/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U107/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U116/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U125/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U135/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U150/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U70/tmp_product, operation Mode is: A''*B.
DSP Report: register tmp_188_reg_19288_reg is absorbed into DSP mul_12s_12s_24_1_1_U70/tmp_product.
DSP Report: register sext_ln53_20_reg_19776_reg is absorbed into DSP mul_12s_12s_24_1_1_U70/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U70/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U70/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U103/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U108/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U112/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U121/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U131/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U146/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U161/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U176/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U74/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_7055_reg is absorbed into DSP mul_12s_12s_24_1_1_U74/tmp_product.
DSP Report: register sext_ln53_38_reg_20364_reg is absorbed into DSP mul_12s_12s_24_1_1_U74/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U74/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U74/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U122/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U126/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U132/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U141/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U156/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U170/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U186/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U201/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U77/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_7055_reg is absorbed into DSP mul_12s_12s_24_1_1_U77/tmp_product.
DSP Report: register sext_ln53_56_reg_20979_reg is absorbed into DSP mul_12s_12s_24_1_1_U77/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U77/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U77/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U142/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U147/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U157/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U166/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U180/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U195/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U206/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U221/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U80/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_7055_reg is absorbed into DSP mul_12s_12s_24_1_1_U80/tmp_product.
DSP Report: register sext_ln53_74_reg_21801_reg is absorbed into DSP mul_12s_12s_24_1_1_U80/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U80/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U80/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U167/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U171/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U181/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U191/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U207/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U215/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U232/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U244/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U82/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_7055_reg is absorbed into DSP mul_12s_12s_24_1_1_U82/tmp_product.
DSP Report: register sext_ln53_92_reg_22640_reg is absorbed into DSP mul_12s_12s_24_1_1_U82/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U82/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U82/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U187/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U192/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U202/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U211/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U225/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U234/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U256/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U265/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U66/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_7047_reg is absorbed into DSP mul_12s_12s_24_1_1_U66/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U66/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U66/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U94/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U97/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U100/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U105/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U110/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U115/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U134/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U149/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U101/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U106/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U111/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U119/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U129/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U144/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U159/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U174/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U73/tmp_product, operation Mode is: A2*B.
DSP Report: register tmp_205_reg_20218_reg is absorbed into DSP mul_12s_12s_24_1_1_U73/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U73/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U73/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U120/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U124/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U130/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U139/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U154/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U160/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U184/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U199/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U76/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_7047_reg is absorbed into DSP mul_12s_12s_24_1_1_U76/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U76/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U76/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U140/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U145/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U155/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U164/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U179/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U189/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U204/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U214/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_12s_12s_24_1_1_U79/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U79/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U165/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U169/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U175/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U185/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U205/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U209/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U229/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U238/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln35_45_reg_22760_reg is absorbed into DSP mul_12s_12s_24_1_1_U84/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U84/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U84/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U190/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U194/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U200/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U210/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U219/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U230/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U239/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U253/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U87/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln35_54_reg_23599_reg is absorbed into DSP mul_12s_12s_24_1_1_U87/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U87/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U87/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U220/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U224/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U231/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U233/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U240/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U254/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U258/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U272/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U85/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_7055_reg is absorbed into DSP mul_12s_12s_24_1_1_U85/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U85/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U85/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U212/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U216/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U226/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U235/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U249/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U260/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U268/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U277/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP tmp_429_reg_24350_reg, operation Mode is: (A2*B)'.
DSP Report: register reg_7055_reg is absorbed into DSP tmp_429_reg_24350_reg.
DSP Report: register tmp_429_reg_24350_reg is absorbed into DSP tmp_429_reg_24350_reg.
DSP Report: operator mul_12s_12s_24_1_1_U88/tmp_product is absorbed into DSP tmp_429_reg_24350_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U241/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U245/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U250/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U263/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U269/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U275/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U280/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U283/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U92/tmp_product, operation Mode is: A''*B2.
DSP Report: register select_ln35_74_reg_25072_reg is absorbed into DSP mul_12s_12s_24_1_1_U92/tmp_product.
DSP Report: register reg_7023_reg is absorbed into DSP mul_12s_12s_24_1_1_U92/tmp_product.
DSP Report: register sext_ln53_146_reg_25998_reg is absorbed into DSP mul_12s_12s_24_1_1_U92/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U92/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U92/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U286/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U289/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U292/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U295/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U298/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U301/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U304/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U308/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U90/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln35_63_reg_24260_reg is absorbed into DSP mul_12s_12s_24_1_1_U90/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U90/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U90/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U243/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U248/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U255/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U259/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U262/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U267/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U274/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U279/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U91/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln35_74_reg_25072_reg is absorbed into DSP mul_12s_12s_24_1_1_U91/tmp_product.
DSP Report: register reg_7047_reg is absorbed into DSP mul_12s_12s_24_1_1_U91/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U91/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U91/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_24s_25_4_1_U285/srcnn_mac_muladd_12s_12s_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U288/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U291/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U294/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U297/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U300/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U303/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_25s_25_4_1_U306/srcnn_mac_muladd_12s_12s_25s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_6ns_9ns_14_1_1_U369/tmp_product, operation Mode is: (A:0xa2)*B.
DSP Report: operator mul_6ns_9ns_14_1_1_U369/tmp_product is absorbed into DSP mul_6ns_9ns_14_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U370/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U370/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U370/tmp_product.
DSP Report: Generating DSP empty_448_fu_1436_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln98_1_reg_2309_reg is absorbed into DSP empty_448_fu_1436_p2.
DSP Report: operator empty_448_fu_1436_p2 is absorbed into DSP empty_448_fu_1436_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U362/tmp_product is absorbed into DSP empty_448_fu_1436_p2.
DSP Report: Generating DSP mul_64s_8ns_64_1_1_U362/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_64s_8ns_64_1_1_U362/tmp_product is absorbed into DSP mul_64s_8ns_64_1_1_U362/tmp_product.
DSP Report: Generating DSP empty_419_fu_1290_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln98_1_reg_2273_reg is absorbed into DSP empty_419_fu_1290_p2.
DSP Report: operator empty_419_fu_1290_p2 is absorbed into DSP empty_419_fu_1290_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U362/tmp_product is absorbed into DSP empty_419_fu_1290_p2.
DSP Report: Generating DSP p_cast6_reg_2378_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast6_reg_2378_reg is absorbed into DSP p_cast6_reg_2378_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U368/tmp_product is absorbed into DSP p_cast6_reg_2378_reg.
DSP Report: Generating DSP p_cast_reg_2305_reg, operation Mode is: ((A:0x2e9)*B)'.
DSP Report: register p_cast_reg_2305_reg is absorbed into DSP p_cast_reg_2305_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U365/tmp_product is absorbed into DSP p_cast_reg_2305_reg.
DSP Report: Generating DSP add_ln99_5_fu_1364_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register mul_ln98_1_reg_2309_reg is absorbed into DSP add_ln99_5_fu_1364_p2.
DSP Report: operator add_ln99_5_fu_1364_p2 is absorbed into DSP add_ln99_5_fu_1364_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U362/tmp_product is absorbed into DSP add_ln99_5_fu_1364_p2.
DSP Report: Generating DSP add_ln99_4_fu_1071_p2, operation Mode is: C+(A*(B:0x58))'.
DSP Report: register trunc_ln98_1_reg_2273_reg is absorbed into DSP add_ln99_4_fu_1071_p2.
DSP Report: operator add_ln99_4_fu_1071_p2 is absorbed into DSP add_ln99_4_fu_1071_p2.
DSP Report: operator mul_64s_8ns_64_1_1_U362/tmp_product is absorbed into DSP add_ln99_4_fu_1071_p2.
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "srcnn_conv1__GC0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7124] RAM ("conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U532/tmp_product, operation Mode is: (A:0x3c4)*B''.
DSP Report: register mul_9ns_11ns_19_1_1_U532/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U532/tmp_product.
DSP Report: register mul_9ns_11ns_19_1_1_U532/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U532/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U532/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U532/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U533/tmp_product, operation Mode is: (A:0x3c4)*B''.
DSP Report: register mul_9ns_11ns_19_1_1_U533/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U533/tmp_product.
DSP Report: register mul_9ns_11ns_19_1_1_U533/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U533/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U533/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U534/tmp_product, operation Mode is: (A:0x3c4)*B''.
DSP Report: register mul_9ns_11ns_19_1_1_U534/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U534/tmp_product.
DSP Report: register mul_9ns_11ns_19_1_1_U534/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U534/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U534/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U534/tmp_product.
DSP Report: Generating DSP trunc_ln47_7_reg_9993_reg, operation Mode is: ((A:0x3c4)*B2)'.
DSP Report: register trunc_ln47_7_reg_9993_reg is absorbed into DSP trunc_ln47_7_reg_9993_reg.
DSP Report: register trunc_ln47_7_reg_9993_reg is absorbed into DSP trunc_ln47_7_reg_9993_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U478/tmp_product is absorbed into DSP trunc_ln47_7_reg_9993_reg.
DSP Report: Generating DSP trunc_ln47_1_reg_9963_reg, operation Mode is: ((A:0x1e2)*B2)'.
DSP Report: register trunc_ln47_1_reg_9963_reg is absorbed into DSP trunc_ln47_1_reg_9963_reg.
DSP Report: register trunc_ln47_1_reg_9963_reg is absorbed into DSP trunc_ln47_1_reg_9963_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U473/tmp_product is absorbed into DSP trunc_ln47_1_reg_9963_reg.
DSP Report: Generating DSP trunc_ln47_5_reg_9981_reg, operation Mode is: ((A:0x3c4)*B2)'.
DSP Report: register trunc_ln47_5_reg_9981_reg is absorbed into DSP trunc_ln47_5_reg_9981_reg.
DSP Report: register trunc_ln47_5_reg_9981_reg is absorbed into DSP trunc_ln47_5_reg_9981_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U476/tmp_product is absorbed into DSP trunc_ln47_5_reg_9981_reg.
DSP Report: Generating DSP trunc_ln47_3_reg_9969_reg, operation Mode is: ((A:0x3c4)*B2)'.
DSP Report: register trunc_ln47_3_reg_9969_reg is absorbed into DSP trunc_ln47_3_reg_9969_reg.
DSP Report: register trunc_ln47_3_reg_9969_reg is absorbed into DSP trunc_ln47_3_reg_9969_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U474/tmp_product is absorbed into DSP trunc_ln47_3_reg_9969_reg.
DSP Report: Generating DSP trunc_ln47_13_reg_10366_reg, operation Mode is: ((A:0x3c4)*B'')'.
DSP Report: register trunc_ln47_13_reg_10366_reg is absorbed into DSP trunc_ln47_13_reg_10366_reg.
DSP Report: register trunc_ln47_13_reg_10366_reg is absorbed into DSP trunc_ln47_13_reg_10366_reg.
DSP Report: register trunc_ln47_13_reg_10366_reg is absorbed into DSP trunc_ln47_13_reg_10366_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U483/tmp_product is absorbed into DSP trunc_ln47_13_reg_10366_reg.
DSP Report: Generating DSP trunc_ln47_6_reg_9987_reg, operation Mode is: ((A:0x3c4)*B2)'.
DSP Report: register trunc_ln47_6_reg_9987_reg is absorbed into DSP trunc_ln47_6_reg_9987_reg.
DSP Report: register trunc_ln47_6_reg_9987_reg is absorbed into DSP trunc_ln47_6_reg_9987_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U477/tmp_product is absorbed into DSP trunc_ln47_6_reg_9987_reg.
DSP Report: Generating DSP trunc_ln47_12_reg_10360_reg, operation Mode is: ((A:0x3c4)*B'')'.
DSP Report: register trunc_ln47_12_reg_10360_reg is absorbed into DSP trunc_ln47_12_reg_10360_reg.
DSP Report: register trunc_ln47_12_reg_10360_reg is absorbed into DSP trunc_ln47_12_reg_10360_reg.
DSP Report: register trunc_ln47_12_reg_10360_reg is absorbed into DSP trunc_ln47_12_reg_10360_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U482/tmp_product is absorbed into DSP trunc_ln47_12_reg_10360_reg.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U546/tmp_product, operation Mode is: A''*B2.
DSP Report: register tmp_77_reg_12893_reg is absorbed into DSP mul_18s_16s_33_1_1_U546/tmp_product.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U546/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U546/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U546/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U546/tmp_product.
DSP Report: Generating DSP trunc_ln47_26_reg_12098_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP trunc_ln47_26_reg_12098_reg.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP trunc_ln47_26_reg_12098_reg.
DSP Report: register trunc_ln47_26_reg_12098_reg is absorbed into DSP trunc_ln47_26_reg_12098_reg.
DSP Report: operator mul_18s_16s_33_1_1_U523/tmp_product is absorbed into DSP trunc_ln47_26_reg_12098_reg.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U531/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U531/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U531/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U531/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U519/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U519/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U519/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U519/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U511/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U511/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U511/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U511/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U503/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U503/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U503/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U503/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U495/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U495/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U495/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U495/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U491/tmp_product, operation Mode is: A2*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U491/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U491/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U491/tmp_product.
DSP Report: Generating DSP trunc_ln47_10_reg_10016_reg, operation Mode is: ((A:0x3c4)*B'')'.
DSP Report: register trunc_ln47_10_reg_10016_reg is absorbed into DSP trunc_ln47_10_reg_10016_reg.
DSP Report: register trunc_ln47_10_reg_10016_reg is absorbed into DSP trunc_ln47_10_reg_10016_reg.
DSP Report: register trunc_ln47_10_reg_10016_reg is absorbed into DSP trunc_ln47_10_reg_10016_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U480/tmp_product is absorbed into DSP trunc_ln47_10_reg_10016_reg.
DSP Report: Generating DSP trunc_ln_reg_9957_reg, operation Mode is: ((A:0x1e2)*B2)'.
DSP Report: register trunc_ln_reg_9957_reg is absorbed into DSP trunc_ln_reg_9957_reg.
DSP Report: register trunc_ln_reg_9957_reg is absorbed into DSP trunc_ln_reg_9957_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U472/tmp_product is absorbed into DSP trunc_ln_reg_9957_reg.
DSP Report: Generating DSP trunc_ln47_s_reg_10010_reg, operation Mode is: ((A:0x3c4)*B'')'.
DSP Report: register trunc_ln47_s_reg_10010_reg is absorbed into DSP trunc_ln47_s_reg_10010_reg.
DSP Report: register trunc_ln47_s_reg_10010_reg is absorbed into DSP trunc_ln47_s_reg_10010_reg.
DSP Report: register trunc_ln47_s_reg_10010_reg is absorbed into DSP trunc_ln47_s_reg_10010_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U479/tmp_product is absorbed into DSP trunc_ln47_s_reg_10010_reg.
DSP Report: Generating DSP trunc_ln47_4_reg_9975_reg, operation Mode is: ((A:0x3c4)*B2)'.
DSP Report: register trunc_ln47_4_reg_9975_reg is absorbed into DSP trunc_ln47_4_reg_9975_reg.
DSP Report: register trunc_ln47_4_reg_9975_reg is absorbed into DSP trunc_ln47_4_reg_9975_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U475/tmp_product is absorbed into DSP trunc_ln47_4_reg_9975_reg.
DSP Report: Generating DSP trunc_ln47_11_reg_10022_reg, operation Mode is: ((A:0x3c4)*B'')'.
DSP Report: register trunc_ln47_11_reg_10022_reg is absorbed into DSP trunc_ln47_11_reg_10022_reg.
DSP Report: register trunc_ln47_11_reg_10022_reg is absorbed into DSP trunc_ln47_11_reg_10022_reg.
DSP Report: register trunc_ln47_11_reg_10022_reg is absorbed into DSP trunc_ln47_11_reg_10022_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U481/tmp_product is absorbed into DSP trunc_ln47_11_reg_10022_reg.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U545/tmp_product, operation Mode is: A''*B2.
DSP Report: register tmp_56_reg_12888_reg is absorbed into DSP mul_18s_16s_33_1_1_U545/tmp_product.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U545/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U545/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U545/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U541/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U541/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U541/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U541/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U527/tmp_product, operation Mode is: A''*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U527/tmp_product.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP mul_18s_16s_33_1_1_U527/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U527/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U527/tmp_product.
DSP Report: Generating DSP trunc_ln47_25_reg_11764_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP trunc_ln47_25_reg_11764_reg.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP trunc_ln47_25_reg_11764_reg.
DSP Report: register trunc_ln47_25_reg_11764_reg is absorbed into DSP trunc_ln47_25_reg_11764_reg.
DSP Report: operator mul_18s_16s_33_1_1_U515/tmp_product is absorbed into DSP trunc_ln47_25_reg_11764_reg.
DSP Report: Generating DSP trunc_ln47_24_reg_11445_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP trunc_ln47_24_reg_11445_reg.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP trunc_ln47_24_reg_11445_reg.
DSP Report: register trunc_ln47_24_reg_11445_reg is absorbed into DSP trunc_ln47_24_reg_11445_reg.
DSP Report: operator mul_18s_16s_33_1_1_U507/tmp_product is absorbed into DSP trunc_ln47_24_reg_11445_reg.
DSP Report: Generating DSP trunc_ln47_23_reg_11126_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP trunc_ln47_23_reg_11126_reg.
DSP Report: register sext_ln38_reg_10372_reg is absorbed into DSP trunc_ln47_23_reg_11126_reg.
DSP Report: register trunc_ln47_23_reg_11126_reg is absorbed into DSP trunc_ln47_23_reg_11126_reg.
DSP Report: operator mul_18s_16s_33_1_1_U499/tmp_product is absorbed into DSP trunc_ln47_23_reg_11126_reg.
DSP Report: Generating DSP mul_18s_16s_33_1_1_U487/tmp_product, operation Mode is: A2*B.
DSP Report: register select_ln38_7_reg_10028_reg is absorbed into DSP mul_18s_16s_33_1_1_U487/tmp_product.
DSP Report: operator mul_18s_16s_33_1_1_U487/tmp_product is absorbed into DSP mul_18s_16s_33_1_1_U487/tmp_product.
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn_conv2__GB0 has port m_axi_w2_ARLEN[0] driven by constant 0
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2__GB0/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
RAM ("srcnn_conv2__GB0/weight_buffer_U/genblk1[1].ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
DSP Report: Generating DSP mul_5ns_19ns_23_1_1_U722/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_5ns_19ns_23_1_1_U722/tmp_product is absorbed into DSP mul_5ns_19ns_23_1_1_U722/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg") is too shallow (depth = 204) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv2__GB1/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg" was recognized as a true dual port RAM template.
DSP Report: Generating DSP mul_7ns_18ns_24_1_1_U386/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_7ns_18ns_24_1_1_U386/tmp_product is absorbed into DSP mul_7ns_18ns_24_1_1_U386/tmp_product.
INFO: [Synth 8-4471] merging register 'grp_load_input_buffer_c2_fu_395/sub_ln74_reg_217_reg[0:0]' into 'zext_ln101_reg_1304_reg[8:8]' [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_load_input_buffer_c2.v:1145]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/SPB_Data/ELEN90096-Group-2/faster/faster.gen/sources_1/bd/design_1/ipshared/b599/hdl/verilog/srcnn_mul_32s_18s_49_1_1.v:30]
DSP Report: Generating DSP mul_32s_18s_49_1_1_U745/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_18s_49_1_1_U745/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U745/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U745/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U745/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_18s_49_1_1_U745/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U745/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U745/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U747/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_18s_49_1_1_U747/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U747/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U747/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U747/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_18s_49_1_1_U747/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U747/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U747/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U748/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_18s_49_1_1_U748/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U748/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U748/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U748/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U748/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_18s_49_1_1_U748/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U748/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U748/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U748/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U746/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_18s_49_1_1_U746/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U746/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U746/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U746/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_18s_49_1_1_U746/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U746/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U746/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_18s_49_1_1_U749/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U749/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U749/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U749/tmp_product.
DSP Report: Generating DSP mul_32s_18s_49_1_1_U749/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_18s_49_1_1_U749/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U749/tmp_product.
DSP Report: operator mul_32s_18s_49_1_1_U749/tmp_product is absorbed into DSP mul_32s_18s_49_1_1_U749/tmp_product.
DSP Report: Generating DSP tmp_106_reg_5246_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_106_reg_5246_reg is absorbed into DSP tmp_106_reg_5246_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U772/tmp_product is absorbed into DSP tmp_106_reg_5246_reg.
DSP Report: Generating DSP tmp_53_reg_5133_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_53_reg_5133_reg is absorbed into DSP tmp_53_reg_5133_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U766/tmp_product is absorbed into DSP tmp_53_reg_5133_reg.
DSP Report: Generating DSP tmp_79_reg_5144_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_79_reg_5144_reg is absorbed into DSP tmp_79_reg_5144_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U768/tmp_product is absorbed into DSP tmp_79_reg_5144_reg.
DSP Report: Generating DSP tmp_16_reg_5109_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_16_reg_5109_reg is absorbed into DSP tmp_16_reg_5109_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U764/tmp_product is absorbed into DSP tmp_16_reg_5109_reg.
DSP Report: Generating DSP tmp_51_reg_5121_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_51_reg_5121_reg is absorbed into DSP tmp_51_reg_5121_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U765/tmp_product is absorbed into DSP tmp_51_reg_5121_reg.
DSP Report: Generating DSP mul_6ns_19ns_24_1_1_U735/tmp_product, operation Mode is: (A:0x3f804)*B.
DSP Report: operator mul_6ns_19ns_24_1_1_U735/tmp_product is absorbed into DSP mul_6ns_19ns_24_1_1_U735/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 18 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GC0/weight_buffer_0_U/ram_reg") is too shallow (depth = 800) to use URAM. Choosing BRAM instead of URAM 
RAM ("srcnn_conv3__GC0/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg") is too shallow (depth = 640) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv3__GC0/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GC0/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg") is too shallow (depth = 640) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "srcnn_conv3__GC0/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w3_m_axi.
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "o_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_i1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_o_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_o_m_axi.
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB3 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_w1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:39 ; elapsed = 00:06:46 . Memory (MB): peak = 3460.676 ; gain = 1978.902
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 388, Available = 288. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                       | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U | ram_reg                                                                                        | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U   | ram_reg                                                                                        | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB0                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB1                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg             | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                  | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U  | ram_reg                                                                                        | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 8,8,3,4,4,2,5,2 | 
|conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U  | ram_reg                                                                                        | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 36     | 8,8,3,4,4,2,5,2 | 
|srcnn_conv3__GC0                                                  | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 24(READ_FIRST)   | W | R | 640 x 24(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv3__GC0                                                  | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 24(READ_FIRST)   | W | R | 640 x 24(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/w2_m_axi_U                                                   | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|w3_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i2_m_axi_U                                                        | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|i2_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i3_m_axi_U                                                        | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i1_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|o_m_axi_U                                                         | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|w1_m_axi_U                                                        | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|gmem_m_axi_U                                                      | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|Module Name      | RTL Object                                                                                     | Inference      | Size (Depth x Width) | Primitives                                                               | 
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | weight_buffer_U/genblk1[1].ram_reg                                                             | Implied        | 256 x 32             | RAM256X1S x 32                                                           | 
|inst             | weight_buffer_0_U/ram_reg                                                                      | Implied        | 1 K x 18             | RAM32X1D x 18 RAM256X1D x 54                                             | 
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                           | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x2e9)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x2e9)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x2e9)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x2e9)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A:0x175)*B2       | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A:0x175)*B2       | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A:0x2e9)*B2       | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A:0x2e9)*B        | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A:0x2e9)*B        | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A:0x2e9)*B        | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B2)'     | 5      | 8      | -      | -      | 13     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | ((A:0x58)*B)'      | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C+((A:0x58)*B)')' | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C+((A:0x58)*B)')' | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C+((A:0x58)*B)')' | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | C+((A:0x58)*B)'    | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C+((A:0x58)*B)')' | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | ((A:0x2e9)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 24     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B2)')'      | 13     | 13     | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B2)')'      | 13     | 13     | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B2)')'     | 13     | 13     | 25     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B               | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A2*B)'            | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A*B)'             | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B''            | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A''*B)'           | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 24     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B              | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 24     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B              | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B              | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B              | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B              | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B2)')'     | 13     | 13     | 25     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B               | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 24     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 24     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B               | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B               | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_mul_12s_12s_24_1_1              | A*B                | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B2               | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B2)')'    | 13     | 13     | 25     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B2               | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B2)')'     | 13     | 13     | 25     | -      | 25     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B2)')'      | 13     | 13     | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B               | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A2*B)'            | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 24     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B2             | 12     | 12     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')'   | 13     | 13     | 25     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B2               | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A2*B'')')'     | 13     | 13     | 25     | -      | 25     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A2*B'')')'    | 13     | 13     | 25     | -      | 25     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A2*B2              | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'    | 13     | 13     | 25     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_6ns_9ns_14_1_1              | (A:0xa2)*B         | 7      | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1             | (A:0x1fc02)*B      | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                      | C+(A*(B:0x58))'    | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | A*(B:0x58)         | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GC0                      | C+(A*(B:0x58))'    | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | ((A:0x2e9)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | ((A:0x2e9)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | C+(A*(B:0x58))'    | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | C+(A*(B:0x58))'    | 11     | 8      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A:0x3c4)*B''      | 10     | 11     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A:0x3c4)*B''      | 10     | 11     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A:0x3c4)*B''      | 10     | 11     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x1e2)*B2)'    | 9      | 10     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B'')'   | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B'')'   | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B2             | 18     | 16     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'           | 18     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A2*B               | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B'')'   | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x1e2)*B2)'    | 9      | 10     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B'')'   | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B2)'    | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | ((A:0x3c4)*B'')'   | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B2             | 18     | 16     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B              | 18     | 16     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'           | 18     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'           | 18     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'           | 18     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A2*B               | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_19ns_23_1_1             | (A:0x3f804)*B      | 19     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_18ns_24_1_1             | (A:0x1fc02)*B      | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | ((A:0x3f1)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | ((A:0x3f1)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | ((A:0x3f1)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | ((A:0x3f1)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | ((A:0x3f1)*B)'     | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_mul_6ns_19ns_24_1_1             | (A:0x3f804)*B      | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:07:18 . Memory (MB): peak = 3460.676 ; gain = 1978.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U /ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5582] The block RAM "inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U /ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "inst/i_2_11/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_2_11/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_2_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_2_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U /ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U /ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:48 ; elapsed = 00:09:03 . Memory (MB): peak = 3485.680 ; gain = 2003.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                     | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U  | ram_reg                                                                                        | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|inst/grp_conv1_fu_314i_2_2/\grp_conv1_fu_314/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U    | ram_reg                                                                                        | 15 K x 16(READ_FIRST)  | W | R | 15 K x 16(READ_FIRST)  | W | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst                                                                                                            | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|srcnn_conv2__GB1                                                                                                | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg             | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv2__GB1                                                                                                | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg                       | 204 x 32(NO_CHANGE)    | W |   | 204 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/w2_m_axi_U                                                                                                 | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|w3_m_axi_U                                                                                                      | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i2_m_axi_U                                                                                                      | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|i2_m_axi_U                                                                                                      | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|i3_m_axi_U                                                                                                      | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|i3_m_axi_U                                                                                                      | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_2_10/i1_m_axi_U                                                                                          | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|o_m_axi_U                                                                                                       | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 255 x 36(READ_FIRST)   | W |   | 255 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_2_11/w1_m_axi_U                                                                                          | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|gmem_m_axi_U                                                                                                    | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U                   | ram_reg                                                                                        | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     |                 | 
|inst/i_2_6/\grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U                   | ram_reg                                                                                        | 36 K x 32(READ_FIRST)  | W | R | 36 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     |                 | 
|srcnn_conv3__GC0                                                                                                | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 24(READ_FIRST)   | W | R | 640 x 24(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv3__GC0                                                                                                | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 24(READ_FIRST)   | W | R | 640 x 24(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|Module Name      | RTL Object                                                                                     | Inference      | Size (Depth x Width) | Primitives                                                               | 
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|srcnn_conv1__GC0 | p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U/ram_reg   | User Attribute | 256 x 12             | RAM16X1D x 24 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12                 | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                      | Implied        | 2 K x 12             | RAM16X1D x 12 RAM32X1D x 12 RAM64X1D x 12 RAM128X1D x 12 RAM256X1D x 84  | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | Implied        | 4 K x 16             | RAM128X1D x 16 RAM256X1D x 128                                           | 
|inst             | weight_buffer_U/genblk1[1].ram_reg                                                             | Implied        | 256 x 32             | RAM256X1S x 32                                                           | 
|inst             | weight_buffer_0_U/ram_reg                                                                      | Implied        | 1 K x 18             | RAM32X1D x 18 RAM256X1D x 54                                             | 
+-----------------+------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_314i_2_2/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_4/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_10/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_11/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_11/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_11/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_11/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv2_fu_350i_2_3/grp_conv2_fu_350/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_9/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_6/grp_conv3_fu_458/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:09 ; elapsed = 00:11:08 . Memory (MB): peak = 3494.512 ; gain = 2012.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:55 ; elapsed = 00:11:58 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:56 ; elapsed = 00:11:58 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:17 ; elapsed = 00:12:20 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:18 ; elapsed = 00:12:21 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:21 ; elapsed = 00:12:25 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:22 ; elapsed = 00:12:25 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U28/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U28/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U28/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U31/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U31/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U35/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U35/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[6].remd_tmp_reg[7][2]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U35/remd_reg[2]                                                         | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U40/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U43/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U43/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U44/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[5].remd_tmp_reg[6][5]      | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U44/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[6].remd_tmp_reg[7][2]      | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U44/remd_reg[2]                                                         | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U48/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U50/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].dividend_tmp_reg[1][3]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U50/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[1].dividend_tmp_reg[2][3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U50/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[2].dividend_tmp_reg[3][3]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U53/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[0].dividend_tmp_reg[1][3]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U53/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[1].dividend_tmp_reg[2][3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_4ns_3ns_2_8_1_U53/srcnn_urem_4ns_3ns_2_8_1_divider_u/loop[2].dividend_tmp_reg[3][3]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U57/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U61/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U61/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U61/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U64/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U31/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_8ns_8ns_8_12_1_U44/srcnn_urem_8ns_8ns_8_12_1_divider_u/loop[7].remd_tmp_reg[8][0]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U65/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U65/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/grp_conv1_Pipeline_OUT_ROW_COL_fu_743/urem_9ns_8ns_9_13_1_U65/srcnn_urem_9ns_8ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U457/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U458/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U459/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U459/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U459/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U460/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U460/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U460/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U461/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U461/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U461/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U462/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U462/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U462/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U463/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U463/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U463/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U464/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U464/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U464/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U464/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U465/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U465/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U465/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U466/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U466/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U466/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U467/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U467/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U467/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U468/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U468/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U468/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U469/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U469/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U469/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U470/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U470/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U470/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U471/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U471/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[3].remd_tmp_reg[4][3]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U471/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U458/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U467/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U471/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U457/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U461/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U457/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U460/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U462/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U471/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U458/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_9ns_6ns_9_13_1_U464/srcnn_urem_9ns_6ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U457/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv2_fu_350/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/urem_8ns_6ns_8_12_1_U458/srcnn_urem_8ns_6ns_8_12_1_divider_u/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_458/grp_conv3_Pipeline_IN_ROW_COL_fu_230/urem_9ns_9ns_9_13_1_U771/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_458/grp_conv3_Pipeline_IN_ROW_COL_fu_230/urem_9ns_9ns_9_13_1_U771/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_458/grp_conv3_Pipeline_IN_ROW_COL_fu_230/urem_9ns_9ns_9_13_1_U767/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_458/grp_conv3_Pipeline_IN_ROW_COL_fu_230/urem_9ns_9ns_9_13_1_U767/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/urem_9ns_8ns_9_13_seq_1_U363/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/r_stage_reg[9]                                                | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/urem_9ns_8ns_9_13_seq_1_U366/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/r_stage_reg[9]                                                | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv1_fu_314/ap_CS_fsm_reg[143]                                                                                                                | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_314/ap_CS_fsm_reg[125]                                                                                                                | 7      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|srcnn       | grp_conv1_fu_314/ap_CS_fsm_reg[69]                                                                                                                 | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|srcnn       | grp_conv1_fu_314/ap_CS_fsm_reg[54]                                                                                                                 | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__16    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__24    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__30    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__31    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__32    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__33    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__34    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__35    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__36    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__37    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__38    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__39    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__40    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__41    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__42    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__43    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__44    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__45    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__46    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__47    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__48    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__49    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__50    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__51    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__52    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__53    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__54    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__55    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                           | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1__GC0                      | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                      | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                      | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1__GC0                      | C'+(A*B)'        | 30     | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 5      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 4      | 7      | -      | -      | 11     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 5      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A*B)'           | 4      | 7      | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C'+(A'*B)')'    | 5      | 7      | 9      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C'+(A'*B)')'    | 5      | 7      | 9      | -      | 11     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C'+(A*B)')'     | 5      | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | C'+(A*B)'        | 5      | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (C'+(A*B)')'     | 5      | 7      | 9      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A'*B)'          | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A*B)'           | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A''*B)'         | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (A'*B)'          | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B')')'    | 30     | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B')')'    | 30     | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B')')'   | 30     | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B')')'   | 30     | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B')')'  | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B')')'   | 30     | 18     | 48     | -      | 25     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B')')'    | 30     | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 25     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C'+(A''*B'')')' | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B            | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B            | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B            | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_12s_12s_24_1_1              | A*B              | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B            | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B            | 30     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B'             | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B'             | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A*B'             | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A'*B'            | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B'           | 30     | 18     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB1 | A''*B''          | 30     | 18     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL__GB0 | (A'*B)'          | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A*B)'           | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A*B)'           | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1             | (A*B)'           | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv1__GC0                      | A*B              | 30     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1             | A*B              | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_9ns_14_1_1              | A*B              | 6      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 30     | 18     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A'*B)'          | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 30     | 18     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 30     | 18     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | (A''*B)'         | 30     | 18     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A'*B             | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A'*B             | 30     | 18     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 30     | 18     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B'           | 30     | 18     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B'           | 30     | 18     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 9      | 10     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 9      | 10     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL      | A''*B            | 9      | 10     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_18ns_24_1_1             | A*B              | 17     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_19ns_23_1_1             | A*B              | 18     | 5      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB1  | (A*B)'           | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | A*B              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL__GB0  | PCIN>>17+A*B     | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_19ns_24_1_1             | A*B              | 18     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1117|
|2     |DSP_ALU         |   324|
|4     |DSP_A_B_DATA    |   324|
|12    |DSP_C_DATA      |   324|
|14    |DSP_MULTIPLIER  |   324|
|15    |DSP_M_DATA      |   324|
|17    |DSP_OUTPUT      |   324|
|19    |DSP_PREADD      |   324|
|20    |DSP_PREADD_DATA |   324|
|21    |LUT1            |  1210|
|22    |LUT2            |  4621|
|23    |LUT3            |  5407|
|24    |LUT4            |  5634|
|25    |LUT5            |  5837|
|26    |LUT6            | 17259|
|27    |MUXF7           |  1732|
|28    |MUXF8           |   292|
|29    |RAM128X1D       |   440|
|30    |RAM16X1D        |   108|
|31    |RAM256X1D       |  3250|
|32    |RAM256X1S       |    18|
|33    |RAM32X1D        |    90|
|34    |RAM64X1D        |    72|
|35    |RAMB18E2        |     6|
|39    |RAMB36E2        |   139|
|66    |SRL16E          |  1466|
|67    |SRLC32E         |   888|
|68    |FDRE            | 24813|
|69    |FDSE            |    42|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:22 ; elapsed = 00:12:26 . Memory (MB): peak = 3542.613 ; gain = 2060.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:06 ; elapsed = 00:11:14 . Memory (MB): peak = 3542.613 ; gain = 1179.699
Synthesis Optimization Complete : Time (s): cpu = 00:10:22 ; elapsed = 00:12:40 . Memory (MB): peak = 3542.613 ; gain = 2060.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3542.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3620.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4302 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 324 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 440 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 108 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 3250 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 90 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 72 instances

Synth Design complete | Checksum: 7ee2b742
INFO: [Common 17-83] Releasing license: Synthesis
990 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:18 ; elapsed = 00:14:11 . Memory (MB): peak = 3620.590 ; gain = 3114.387
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/faster/faster.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3620.590 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.590 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3620.590 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 8429a4442af519d2
INFO: [Coretcl 2-1174] Renamed 919 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/faster/faster.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3620.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.590 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3620.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 04:05:39 2023...
