{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618424542192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618424542237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 13:22:21 2021 " "Processing started: Wed Apr 14 13:22:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618424542237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424542237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Led7Segmentos -c Led7Segmentos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Led7Segmentos -c Led7Segmentos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424542255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618424544878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618424544879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-D " "Found entity 1: Circuito-D" {  } { { "Circuito-D.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424560803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424560803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-A " "Found entity 1: Circuito-A" {  } { { "Circuito-A.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424560865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424560865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietesegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietesegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sietesegmentos-multi " "Found design unit 1: sietesegmentos-multi" {  } { { "sietesegmentos.vhd" "" { Text "C:/altera_lite/Lab 6/sietesegmentos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424563979 ""} { "Info" "ISGN_ENTITY_NAME" "1 sietesegmentos " "Found entity 1: sietesegmentos" {  } { { "sietesegmentos.vhd" "" { Text "C:/altera_lite/Lab 6/sietesegmentos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424563979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424563979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-G " "Found entity 1: Circuito-G" {  } { { "Circuito-G.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-F " "Found entity 1: Circuito-F" {  } { { "Circuito-F.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-E " "Found entity 1: Circuito-E" {  } { { "Circuito-E.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-C " "Found entity 1: Circuito-C" {  } { { "Circuito-C.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito-b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito-b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito-B " "Found entity 1: Circuito-B" {  } { { "Circuito-B.bdf" "" { Schematic "C:/altera_lite/Lab 6/Circuito-B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led7segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Led7Segmentos " "Found entity 1: Led7Segmentos" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618424564209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424564209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Led7Segmentos " "Elaborating entity \"Led7Segmentos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618424564656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-A Circuito-A:inst41 " "Elaborating entity \"Circuito-A\" for hierarchy \"Circuito-A:inst41\"" {  } { { "Led7Segmentos.bdf" "inst41" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { -152 312 408 -56 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424564872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-B Circuito-B:inst " "Elaborating entity \"Circuito-B\" for hierarchy \"Circuito-B:inst\"" {  } { { "Led7Segmentos.bdf" "inst" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { -32 288 384 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424564936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-C Circuito-C:inst8 " "Elaborating entity \"Circuito-C\" for hierarchy \"Circuito-C:inst8\"" {  } { { "Led7Segmentos.bdf" "inst8" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 72 288 384 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424564998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-D Circuito-D:inst42 " "Elaborating entity \"Circuito-D\" for hierarchy \"Circuito-D:inst42\"" {  } { { "Led7Segmentos.bdf" "inst42" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 176 304 400 272 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424565032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-F Circuito-F:inst40 " "Elaborating entity \"Circuito-F\" for hierarchy \"Circuito-F:inst40\"" {  } { { "Led7Segmentos.bdf" "inst40" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 400 368 464 496 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424565087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito-G Circuito-G:inst17 " "Elaborating entity \"Circuito-G\" for hierarchy \"Circuito-G:inst17\"" {  } { { "Led7Segmentos.bdf" "inst17" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 512 336 432 608 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424565164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sietesegmentos sietesegmentos:inst15 " "Elaborating entity \"sietesegmentos\" for hierarchy \"sietesegmentos:inst15\"" {  } { { "Led7Segmentos.bdf" "inst15" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 664 168 336 744 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424565267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E VCC " "Pin \"E\" is stuck at VCC" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 312 368 544 328 "E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618424568431 "|Led7Segmentos|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1 GND " "Pin \"D1\" is stuck at GND" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 664 552 728 680 "D1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618424568431 "|Led7Segmentos|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 VCC " "Pin \"D2\" is stuck at VCC" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 680 552 728 696 "D2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618424568431 "|Led7Segmentos|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 720 552 728 736 "D3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618424568431 "|Led7Segmentos|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4 VCC " "Pin \"D4\" is stuck at VCC" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 736 552 728 752 "D4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618424568431 "|Led7Segmentos|D4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618424568431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618424568624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618424572165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618424572165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RELOJ " "No output dependent on input pin \"RELOJ\"" {  } { { "Led7Segmentos.bdf" "" { Schematic "C:/altera_lite/Lab 6/Led7Segmentos.bdf" { { 688 -40 128 704 "RELOJ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618424574016 "|Led7Segmentos|RELOJ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618424574016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618424574017 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618424574017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618424574017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618424574017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4998 " "Peak virtual memory: 4998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618424574588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 13:22:54 2021 " "Processing ended: Wed Apr 14 13:22:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618424574588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618424574588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618424574588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618424574588 ""}
