{"size":7,"items":{"bus_error":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\bus_error","custom_circuitry":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\custom_circuitry","debug-trace":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\debug-trace","interrupts":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\interrupts","micro_architecture":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\micro_architecture","privileged_spec":"_index\\cv32e40x\\docs\\VerifPlans\\Simulation\\privileged_spec","VplanStatusReviews.xlsx":"cv32e40x\\docs\\VerifPlans\\Simulation\\VplanStatusReviews.xlsx"}}