///Register `ICR` writer
pub struct W(crate::W<ICR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ICR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ICR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ICR_SPEC>) -> Self {
        W(writer)
    }
}
///Fault 1 Interrupt Flag Clear
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FLT1C_AW {
    ///1: Clears FLTx flag
    Clear = 1,
}
impl From<FLT1C_AW> for bool {
    #[inline(always)]
    fn from(variant: FLT1C_AW) -> Self {
        variant as u8 != 0
    }
}
///Field `FLT1C` writer - Fault 1 Interrupt Flag Clear
pub type FLT1C_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICR_SPEC, FLT1C_AW, O>;
impl<'a, const O: u8> FLT1C_W<'a, O> {
    ///Clears FLTx flag
    #[inline(always)]
    pub fn clear(self) -> &'a mut W {
        self.variant(FLT1C_AW::Clear)
    }
}
///Field `FLT2C` writer - Fault 2 Interrupt Flag Clear
pub use FLT1C_W as FLT2C_W;
///Field `FLT3C` writer - Fault 3 Interrupt Flag Clear
pub use FLT1C_W as FLT3C_W;
///Field `FLT4C` writer - Fault 4 Interrupt Flag Clear
pub use FLT1C_W as FLT4C_W;
///Field `FLT5C` writer - Fault 5 Interrupt Flag Clear
pub use FLT1C_W as FLT5C_W;
///System Fault Interrupt Flag Clear
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SYSFLTC_AW {
    ///1: Clears SYSFLT flag
    Clear = 1,
}
impl From<SYSFLTC_AW> for bool {
    #[inline(always)]
    fn from(variant: SYSFLTC_AW) -> Self {
        variant as u8 != 0
    }
}
///Field `SYSFLTC` writer - System Fault Interrupt Flag Clear
pub type SYSFLTC_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICR_SPEC, SYSFLTC_AW, O>;
impl<'a, const O: u8> SYSFLTC_W<'a, O> {
    ///Clears SYSFLT flag
    #[inline(always)]
    pub fn clear(self) -> &'a mut W {
        self.variant(SYSFLTC_AW::Clear)
    }
}
///DLL Ready Interrupt flag Clear
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum DLLRDYC_AW {
    ///1: Clears DLL ready flag
    Clear = 1,
}
impl From<DLLRDYC_AW> for bool {
    #[inline(always)]
    fn from(variant: DLLRDYC_AW) -> Self {
        variant as u8 != 0
    }
}
///Field `DLLRDYC` writer - DLL Ready Interrupt flag Clear
pub type DLLRDYC_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICR_SPEC, DLLRDYC_AW, O>;
impl<'a, const O: u8> DLLRDYC_W<'a, O> {
    ///Clears DLL ready flag
    #[inline(always)]
    pub fn clear(self) -> &'a mut W {
        self.variant(DLLRDYC_AW::Clear)
    }
}
///Burst mode period flag Clear
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum BMPERC_AW {
    ///1: Clears BMPER flag
    Clear = 1,
}
impl From<BMPERC_AW> for bool {
    #[inline(always)]
    fn from(variant: BMPERC_AW) -> Self {
        variant as u8 != 0
    }
}
///Field `BMPERC` writer - Burst mode period flag Clear
pub type BMPERC_W<'a, const O: u8> = crate::BitWriter<'a, u32, ICR_SPEC, BMPERC_AW, O>;
impl<'a, const O: u8> BMPERC_W<'a, O> {
    ///Clears BMPER flag
    #[inline(always)]
    pub fn clear(self) -> &'a mut W {
        self.variant(BMPERC_AW::Clear)
    }
}
impl W {
    ///Bit 0 - Fault 1 Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn flt1c(&mut self) -> FLT1C_W<0> {
        FLT1C_W::new(self)
    }
    ///Bit 1 - Fault 2 Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn flt2c(&mut self) -> FLT2C_W<1> {
        FLT2C_W::new(self)
    }
    ///Bit 2 - Fault 3 Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn flt3c(&mut self) -> FLT3C_W<2> {
        FLT3C_W::new(self)
    }
    ///Bit 3 - Fault 4 Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn flt4c(&mut self) -> FLT4C_W<3> {
        FLT4C_W::new(self)
    }
    ///Bit 4 - Fault 5 Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn flt5c(&mut self) -> FLT5C_W<4> {
        FLT5C_W::new(self)
    }
    ///Bit 5 - System Fault Interrupt Flag Clear
    #[inline(always)]
    #[must_use]
    pub fn sysfltc(&mut self) -> SYSFLTC_W<5> {
        SYSFLTC_W::new(self)
    }
    ///Bit 16 - DLL Ready Interrupt flag Clear
    #[inline(always)]
    #[must_use]
    pub fn dllrdyc(&mut self) -> DLLRDYC_W<16> {
        DLLRDYC_W::new(self)
    }
    ///Bit 17 - Burst mode period flag Clear
    #[inline(always)]
    #[must_use]
    pub fn bmperc(&mut self) -> BMPERC_W<17> {
        BMPERC_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Interrupt Clear Register
///
///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [icr](index.html) module
pub struct ICR_SPEC;
impl crate::RegisterSpec for ICR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [icr::W](W) writer structure
impl crate::Writable for ICR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets ICR to value 0
impl crate::Resettable for ICR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
