# Loading project MyFirstMIPSDatapath
# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_first_datapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:02:57 on Feb 03,2023
# vcom -reportprogress 300 ../src/add_sub_imm.vhd ../src/adder_subber.vhd ../src/first_datapath.vhd ../src/full_adder.vhd ../src/invg.vhd ../src/mux2t1_N.vhd ../src/ones_comp.vhd ../src/ripple_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_imm
# -- Compiling architecture structural of add_sub_imm
# -- Compiling entity adder_subber
# -- Compiling architecture structural of adder_subber
# -- Compiling entity first_datapath
# -- Compiling architecture structural of first_datapath
# -- Compiling entity full_adder
# -- Compiling architecture behavorial of full_adder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1_N
# -- Compiling architecture dataflow of mux2t1_N
# -- Compiling entity ones_comp
# -- Compiling architecture structural of ones_comp
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# End time: 16:02:57 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:02:57 on Feb 03,2023
# vcom -reportprogress 300 ../src/testbench/tb_first_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_first_datapath
# -- Compiling architecture mixed of tb_first_datapath
# End time: 16:02:57 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:02:57 on Feb 03,2023
# vcom -reportprogress 300 ../../RegFile/src/arrays.vhd ../../RegFile/src/decoder_5t32.vhd ../../RegFile/src/dffg.vhd ../../RegFile/src/mux_32t1_32b.vhd ../../RegFile/src/reg_N.vhd ../../RegFile/src/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package arrays
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package arrays
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture dataflow of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity reg_file
# -- Compiling architecture structural of reg_file
# End time: 16:02:57 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_first_datapath 
# Start time: 16:02:57 on Feb 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_first_datapath(mixed)#1
# Loading work.first_datapath(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.arrays
# Loading work.reg_file(structural)#1
# Loading work.decoder_5t32(dataflow)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux_32t1_32b(dataflow)#1
# Loading work.add_sub_imm(structural)#1
# Loading work.mux2t1_n(dataflow)#1
# Loading work.adder_subber(structural)#1
# Loading work.ones_comp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(behavorial)#1
# 0 ns
# 693 ns
# 2
# 3
# 4
# 5
# 6
# 7
# 8
# 9
# 10
# 11
# 12
do tb_first_datapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:05:25 on Feb 03,2023
# vcom -reportprogress 300 ../src/add_sub_imm.vhd ../src/adder_subber.vhd ../src/first_datapath.vhd ../src/full_adder.vhd ../src/invg.vhd ../src/mux2t1_N.vhd ../src/ones_comp.vhd ../src/ripple_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_imm
# -- Compiling architecture structural of add_sub_imm
# -- Compiling entity adder_subber
# -- Compiling architecture structural of adder_subber
# -- Compiling entity first_datapath
# -- Compiling architecture structural of first_datapath
# -- Compiling entity full_adder
# -- Compiling architecture behavorial of full_adder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1_N
# -- Compiling architecture dataflow of mux2t1_N
# -- Compiling entity ones_comp
# -- Compiling architecture structural of ones_comp
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# End time: 16:05:25 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:05:25 on Feb 03,2023
# vcom -reportprogress 300 ../src/testbench/tb_first_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_first_datapath
# -- Compiling architecture mixed of tb_first_datapath
# End time: 16:05:25 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:05:25 on Feb 03,2023
# vcom -reportprogress 300 ../../RegFile/src/arrays.vhd ../../RegFile/src/decoder_5t32.vhd ../../RegFile/src/dffg.vhd ../../RegFile/src/mux_32t1_32b.vhd ../../RegFile/src/reg_N.vhd ../../RegFile/src/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package arrays
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package arrays
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture dataflow of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity reg_file
# -- Compiling architecture structural of reg_file
# End time: 16:05:25 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:25 on Feb 03,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_first_datapath 
# Start time: 16:05:25 on Feb 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_first_datapath(mixed)#1
# Loading work.first_datapath(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.arrays
# Loading work.reg_file(structural)#1
# Loading work.decoder_5t32(dataflow)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux_32t1_32b(dataflow)#1
# Loading work.add_sub_imm(structural)#1
# Loading work.mux2t1_n(dataflow)#1
# Loading work.adder_subber(structural)#1
# Loading work.ones_comp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(behavorial)#1
# 0 ns
# 693 ns
# 2
# 3
# 4
# 5
# 6
# 7
# 8
# 9
# 10
# 11
# 12
run 200
do tb_first_datapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:13:21 on Feb 03,2023
# vcom -reportprogress 300 ../src/add_sub_imm.vhd ../src/adder_subber.vhd ../src/first_datapath.vhd ../src/full_adder.vhd ../src/invg.vhd ../src/mux2t1_N.vhd ../src/ones_comp.vhd ../src/ripple_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_imm
# -- Compiling architecture structural of add_sub_imm
# -- Compiling entity adder_subber
# -- Compiling architecture structural of adder_subber
# -- Compiling entity first_datapath
# -- Compiling architecture structural of first_datapath
# -- Compiling entity full_adder
# -- Compiling architecture behavorial of full_adder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1_N
# -- Compiling architecture dataflow of mux2t1_N
# -- Compiling entity ones_comp
# -- Compiling architecture structural of ones_comp
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# End time: 16:13:21 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:13:21 on Feb 03,2023
# vcom -reportprogress 300 ../src/testbench/tb_first_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_first_datapath
# -- Compiling architecture mixed of tb_first_datapath
# End time: 16:13:21 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:13:21 on Feb 03,2023
# vcom -reportprogress 300 ../../RegFile/src/arrays.vhd ../../RegFile/src/decoder_5t32.vhd ../../RegFile/src/dffg.vhd ../../RegFile/src/mux_32t1_32b.vhd ../../RegFile/src/reg_N.vhd ../../RegFile/src/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package arrays
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Loading package arrays
# -- Compiling entity mux_32t1_32b
# -- Compiling architecture dataflow of mux_32t1_32b
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity reg_file
# -- Compiling architecture structural of reg_file
# End time: 16:13:21 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:13:22 on Feb 03,2023, Elapsed time: 0:07:57
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_first_datapath 
# Start time: 16:13:22 on Feb 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_first_datapath(mixed)#1
# Loading work.first_datapath(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.arrays
# Loading work.reg_file(structural)#1
# Loading work.decoder_5t32(dataflow)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux_32t1_32b(dataflow)#1
# Loading work.add_sub_imm(structural)#1
# Loading work.mux2t1_n(dataflow)#1
# Loading work.adder_subber(structural)#1
# Loading work.ones_comp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(behavorial)#1
# 0 ns
# 693 ns
# 2
# 3
# 4
# 5
# 6
# 7
# 8
# 9
# 10
# 11
# 12
# End time: 16:49:30 on Feb 03,2023, Elapsed time: 0:36:08
# Errors: 0, Warnings: 2
