###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       108992   # Number of WRITE/WRITEP commands
num_reads_done                 =       439151   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       341304   # Number of read row buffer hits
num_read_cmds                  =       439153   # Number of READ/READP commands
num_writes_done                =       108996   # Number of read requests issued
num_write_row_hits             =        85590   # Number of write row buffer hits
num_act_cmds                   =       121656   # Number of ACT commands
num_pre_cmds                   =       121625   # Number of PRE commands
num_ondemand_pres              =       100798   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9370692   # Cyles of rank active rank.0
rank_active_cycles.1           =      9020498   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       629308   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       979502   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       504723   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5802   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2198   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3768   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1264   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          344   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          498   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          849   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1332   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1188   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26184   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =          269   # Write cmd latency (cycles)
write_latency[40-59]           =          562   # Write cmd latency (cycles)
write_latency[60-79]           =          994   # Write cmd latency (cycles)
write_latency[80-99]           =         2087   # Write cmd latency (cycles)
write_latency[100-119]         =         2993   # Write cmd latency (cycles)
write_latency[120-139]         =         4330   # Write cmd latency (cycles)
write_latency[140-159]         =         5562   # Write cmd latency (cycles)
write_latency[160-179]         =         5992   # Write cmd latency (cycles)
write_latency[180-199]         =         6025   # Write cmd latency (cycles)
write_latency[200-]            =        80175   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       208004   # Read request latency (cycles)
read_latency[40-59]            =        57667   # Read request latency (cycles)
read_latency[60-79]            =        63458   # Read request latency (cycles)
read_latency[80-99]            =        19416   # Read request latency (cycles)
read_latency[100-119]          =        15376   # Read request latency (cycles)
read_latency[120-139]          =        12846   # Read request latency (cycles)
read_latency[140-159]          =         6806   # Read request latency (cycles)
read_latency[160-179]          =         5296   # Read request latency (cycles)
read_latency[180-199]          =         4295   # Read request latency (cycles)
read_latency[200-]             =        45987   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.44088e+08   # Write energy
read_energy                    =  1.77066e+09   # Read energy
act_energy                     =  3.32851e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.02068e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.70161e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84731e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62879e+09   # Active standby energy rank.1
average_read_latency           =      95.9938   # Average read request latency (cycles)
average_interarrival           =       18.243   # Average request interarrival latency (cycles)
total_energy                   =  1.56006e+10   # Total energy (pJ)
average_power                  =      1560.06   # Average power (mW)
average_bandwidth              =      4.67752   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       139834   # Number of WRITE/WRITEP commands
num_reads_done                 =       489567   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       379098   # Number of read row buffer hits
num_read_cmds                  =       489568   # Number of READ/READP commands
num_writes_done                =       139844   # Number of read requests issued
num_write_row_hits             =       109276   # Number of write row buffer hits
num_act_cmds                   =       141514   # Number of ACT commands
num_pre_cmds                   =       141484   # Number of PRE commands
num_ondemand_pres              =       118463   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9181080   # Cyles of rank active rank.0
rank_active_cycles.1           =      9147031   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       818920   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       852969   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       587699   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4267   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2131   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3687   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1267   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          327   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          473   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          836   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1397   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1157   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26171   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          354   # Write cmd latency (cycles)
write_latency[40-59]           =          659   # Write cmd latency (cycles)
write_latency[60-79]           =         1338   # Write cmd latency (cycles)
write_latency[80-99]           =         2623   # Write cmd latency (cycles)
write_latency[100-119]         =         4123   # Write cmd latency (cycles)
write_latency[120-139]         =         6214   # Write cmd latency (cycles)
write_latency[140-159]         =         7923   # Write cmd latency (cycles)
write_latency[160-179]         =         8365   # Write cmd latency (cycles)
write_latency[180-199]         =         8200   # Write cmd latency (cycles)
write_latency[200-]            =       100029   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       206811   # Read request latency (cycles)
read_latency[40-59]            =        67506   # Read request latency (cycles)
read_latency[60-79]            =        73195   # Read request latency (cycles)
read_latency[80-99]            =        25520   # Read request latency (cycles)
read_latency[100-119]          =        19284   # Read request latency (cycles)
read_latency[120-139]          =        15893   # Read request latency (cycles)
read_latency[140-159]          =         8444   # Read request latency (cycles)
read_latency[160-179]          =         6636   # Read request latency (cycles)
read_latency[180-199]          =         5498   # Read request latency (cycles)
read_latency[200-]             =        60780   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.98051e+08   # Write energy
read_energy                    =  1.97394e+09   # Read energy
act_energy                     =  3.87182e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.93082e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.09425e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72899e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70775e+09   # Active standby energy rank.1
average_read_latency           =      112.473   # Average read request latency (cycles)
average_interarrival           =      15.8877   # Average request interarrival latency (cycles)
total_energy                   =  1.60031e+10   # Total energy (pJ)
average_power                  =      1600.31   # Average power (mW)
average_bandwidth              =      5.37097   # Average bandwidth
