
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 622963                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381832                       # Number of bytes of host memory used
host_op_rate                                   723244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7955.39                       # Real time elapsed on the host
host_tick_rate                              508089151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4955909771                       # Number of instructions simulated
sim_ops                                    5753681770                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.042046                       # Number of seconds simulated
sim_ticks                                4042045516097                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5514067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11028143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 671252504                       # Number of branches fetched
system.switch_cpus.committedInsts          2955909770                       # Number of instructions committed
system.switch_cpus.committedOps            3458529301                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9693154713                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9693154713                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    960829062                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    854320233                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    563994374                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            59547288                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3137880664                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3137880664                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4149943532                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2479755294                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           745765034                       # Number of load instructions
system.switch_cpus.num_mem_refs            1344347173                       # number of memory refs
system.switch_cpus.num_store_insts          598582139                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      73227659                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             73227659                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     48818408                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     24409251                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2102347476     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult         11834742      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        745765034     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       598582139     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3458529391                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5519854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5519863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11039708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5519863                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5513806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4368962                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1145105                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5513806                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8271369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8270850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16542219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16542219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    634010624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    631018240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1265028864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1265028864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5514076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5514076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5514076                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25784764545                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25579471593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        51448868390                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5519584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8743711                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6664968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5519584                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16559562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16559562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1266509184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1266509184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9888825                       # Total snoops (count)
system.tol2bus.snoopTraffic                 559227136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15408679                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358231                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9888816     64.18%     64.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5519863     35.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15408679                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11900639568                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11508895590                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    352911872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         352911872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    281098752                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      281098752                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2757124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2757124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2196084                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2196084                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     87310217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87310217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      69543688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69543688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      69543688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     87310217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           156853905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4392168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5514248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000129821248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       239842                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       239842                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11461533                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4158985                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2757124                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2196084                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5514248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4392168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1294660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1294664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           624124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           485352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           751142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           184896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           23112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          116438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          739860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           739588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           739764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           624024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           485400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           739712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           184928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           23116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          115940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          739677                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.70                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 58513607538                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27571240000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           161905757538                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10611.35                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29361.35                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4690093                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3907071                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.05                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.96                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5514248                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4392168                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2757124                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2757124                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                239843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                239843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                239843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                239843                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                239879                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                239879                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                240799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                240799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                273444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                276297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                242695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                239842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    48                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    47                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1309232                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   484.260452                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   348.045304                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   362.605543                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        19460      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       394981     30.17%     31.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       271873     20.77%     52.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        75081      5.73%     58.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        73696      5.63%     63.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        61757      4.72%     68.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        54430      4.16%     72.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        56057      4.28%     76.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       301897     23.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1309232                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       239842                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.991153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.703803                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     3.585733                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15           15      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        11526      4.81%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        25927     10.81%     15.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        37435     15.61%     31.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        37857     15.78%     47.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        54912     22.90%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        40300     16.80%     86.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        20241      8.44%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        11606      4.84%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       239842                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       239842                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.312677                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.298949                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.726362                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          202346     84.37%     84.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           37495     15.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       239842                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             352911872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              281097536                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              352911872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           281098752                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4042044697167                       # Total gap between requests
system.mem_ctrls0.avgGap                    816045.82                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    352911872                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    281097536                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 87310217.214172244072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 69543387.099566325545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5514248                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4392168                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 161905757538                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 90875779353503                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29361.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  20690415.16                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1419624780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           754548465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6278987400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4586986260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    293341056240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1305119559360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1930576367145                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       477.623609                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3389520138532                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 517552617565                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7928298840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4213986975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33092743320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       18340031520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1439958056850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    339548218080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2162156940225                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.916525                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 869075294397                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3037997461700                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    352889856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         352889856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    278128384                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      278128384                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2756952                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2756952                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2172878                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2172878                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     87304770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87304770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68808820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68808820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68808820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     87304770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156113591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4345756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5513904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000303985800                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       238816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       238816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11452563                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4112862                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2756952                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2172878                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5513904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4345756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1294660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1306222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           624122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           496908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           762698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           184896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          104356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          739682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           739584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           739584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           612468                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           496962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           739712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           173370                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          104022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          739669                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 68054208432                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               27569520000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           171439908432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    12342.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               31092.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4677180                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3867924                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                84.83                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.00                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5513904                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4345756                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2756952                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2756952                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                238812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                238812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                238812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                238812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                238817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                238817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                238817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                238817                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                238855                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                238855                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                238816                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                256796                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                259258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                241278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                241482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                241490                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                238824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                238816                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1314530                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   480.032036                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   340.914462                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   366.137417                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        21316      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       425566     32.37%     34.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       238713     18.16%     52.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        98135      7.47%     59.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        55429      4.22%     63.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        63528      4.83%     68.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        50886      3.87%     72.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        49177      3.74%     76.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       311780     23.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1314530                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       238816                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     23.088428                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.857025                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     3.232949                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            5      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1977      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         3878      1.62%      2.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        13473      5.64%      8.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        49841     20.87%     28.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        46227     19.36%     48.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        55876     23.40%     71.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        40291     16.87%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        21378      8.95%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         3803      1.59%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1980      0.83%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           81      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       238816                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       238816                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.196984                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.187757                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.596096                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               5      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          215284     90.15%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           23526      9.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       238816                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             352889856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              278126784                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              352889856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           278128384                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4042044416943                       # Total gap between requests
system.mem_ctrls1.avgGap                    819915.58                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    352889856                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    278126784                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87304770.466996267438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68808424.569290667772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5513904                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4345756                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 171439908432                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93025023357782                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     31092.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21405947.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1340385060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           712431555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6029001720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4405946220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    297394217940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1301706463200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1930664050335                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       477.645302                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3380516072300                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 526556683797                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8045366280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4276209795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        33340272840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       18278769600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319075604640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1339733116320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    423948925440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2146698264915                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       531.092056                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1089053685143                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134972760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2818019070954                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         5778                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5778                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         5778                       # number of overall hits
system.l2.overall_hits::total                    5778                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5514076                       # number of demand (read+write) misses
system.l2.demand_misses::total                5514076                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5514076                       # number of overall misses
system.l2.overall_misses::total               5514076                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 446207576967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     446207576967                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 446207576967                       # number of overall miss cycles
system.l2.overall_miss_latency::total    446207576967                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5519854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5519854                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5519854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5519854                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80921.550042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80921.550042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80921.550042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80921.550042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4368962                       # number of writebacks
system.l2.writebacks::total                   4368962                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5514076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5514076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5514076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5514076                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 399076082071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 399076082071                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 399076082071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 399076082071                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72374.062684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72374.062684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72374.062684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72374.062684                       # average overall mshr miss latency
system.l2.replacements                        9888825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4374749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4374749                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4374749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4374749                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1145105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1145105                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     24135960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24135960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89392.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89392.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     21827560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21827560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80842.814815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80842.814815                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5513806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5513806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 446183441007                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446183441007                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5519584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5519584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80921.135239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80921.135239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5513806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5513806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 399054254511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 399054254511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72373.647987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72373.647987                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     9894859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9889081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     115.320208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   140.678311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.549525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186524153                       # Number of tag accesses
system.l2.tags.data_accesses                186524153                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954483903                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4042045516097                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2955909861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4958009555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099694                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2955909861                       # number of overall hits
system.cpu.icache.overall_hits::total      4958009555                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          798                       # number of overall misses
system.cpu.icache.overall_misses::total           798                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2955909861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4958010353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2955909861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4958010353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2955909861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4958009555                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           798                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2955909861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4958010353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.851425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4958010353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6213045.555138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.851425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193362404565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193362404565                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756133487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1238236118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1994369605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756133487                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1238236118                       # number of overall hits
system.cpu.dcache.overall_hits::total      1994369605                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5519764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12348878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829114                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5519764                       # number of overall misses
system.cpu.dcache.overall_misses::total      12348878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 457760485656                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 457760485656                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 457760485656                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 457760485656                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762962601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1243755882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2006718483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762962601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1243755882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2006718483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82931.169821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37068.994095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82931.169821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37068.994095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10595547                       # number of writebacks
system.cpu.dcache.writebacks::total          10595547                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5519764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5519764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5519764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5519764                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 453157002480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 453157002480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 453157002480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 453157002480                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004438                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82097.169821                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82097.169821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82097.169821                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82097.169821                       # average overall mshr miss latency
system.cpu.dcache.replacements               12348770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393215707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    692908676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1086124383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5519494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8291046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 457735786746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 457735786746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395987259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    698428170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1094415429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82930.751758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55208.448578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5519494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5519494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 453132528750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 453132528750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82096.751758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82096.751758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    545327442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      908245222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057562                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     24698910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24698910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    545327712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    912303054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91477.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     6.086726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     24473730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24473730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90643.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90643.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391674                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     53254338                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     81646012                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      6671166                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6671166                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     53254428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     81646160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74124.066667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45075.445946                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      6596106                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6596106                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73290.066667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73290.066667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391732                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     53254428                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     81646160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391732                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     53254428                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     81646160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2170010803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12349026                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            175.723235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.703407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.296312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.362123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.637876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69452694722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69452694722                       # Number of data accesses

---------- End Simulation Statistics   ----------
