Analysis & Synthesis report for Instruction_system
Sun Dec 16 17:24:23 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "register:register_1"
 12. Port Connectivity Checks: "ROM_and_RAM:ROM_RAM_1"
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Dec 16 17:24:22 2018            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; Instruction_system                               ;
; Top-level Entity Name       ; Instruction_system                               ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 568                                              ;
; Total pins                  ; 42                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; Instruction_system ; Instruction_system ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; Instruction_system.v             ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v ;         ;
; SRAM.v                           ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/SRAM.v               ;         ;
; SROM.v                           ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/SROM.v               ;         ;
; SROM2.v                          ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/SROM2.v              ;         ;
; register.v                       ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/register.v           ;         ;
; decoder_24.v                     ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/decoder_24.v         ;         ;
; ROM_and_RAM.v                    ; yes             ; User Verilog HDL File  ; C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v        ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 568   ;
;     -- Combinational with no register       ; 422   ;
;     -- Register only                        ; 34    ;
;     -- Combinational with a register        ; 112   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 271   ;
;     -- 3 input functions                    ; 130   ;
;     -- 2 input functions                    ; 128   ;
;     -- 1 input functions                    ; 5     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 477   ;
;     -- arithmetic mode                      ; 91    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 8     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 146   ;
; Total logic cells in carry chains           ; 97    ;
; I/O pins                                    ; 42    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 146   ;
; Total fan-out                               ; 2045  ;
; Average fan-out                             ; 3.35  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                          ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------+--------------+
; |Instruction_system        ; 568 (410)   ; 146          ; 0           ; 42   ; 0            ; 422 (264)    ; 34 (34)           ; 112 (112)        ; 97 (97)         ; 0 (0)      ; |Instruction_system                                          ; work         ;
;    |ROM_and_RAM:ROM_RAM_1| ; 150 (31)    ; 0            ; 0           ; 0    ; 0            ; 150 (31)     ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1                    ; work         ;
;       |SRAM:SRAM_1|        ; 36 (36)     ; 0            ; 0           ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1        ; work         ;
;       |SRAM:SRAM_2|        ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2        ; work         ;
;       |SRAM:SRAM_3|        ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3        ; work         ;
;       |SROM2:SROM_2|       ; 35 (35)     ; 0            ; 0           ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2       ; work         ;
;       |SROM:SROM_1|        ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1        ; work         ;
;       |decoder_24:decoder| ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|decoder_24:decoder ; work         ;
;    |register:register_1|   ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Instruction_system|register:register_1                      ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[0]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[0]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[0]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[0]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[3]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[3]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[3]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[3]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[2]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[2]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[2]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[2]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[1]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[1]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[1]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[1]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[4]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[4]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[4]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[4]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[5]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[5]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[5]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[5]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[6]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[6]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[6]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[6]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[7]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[7]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2|data_out[7]      ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[7]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[8]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[8]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[0]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[8]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[9]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[9]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[1]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[9]        ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[10]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[10]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[2]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[10]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[11]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[11]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[3]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[11]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[12]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[12]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[4]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[12]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[13]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[13]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[5]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[13]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[14]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[14]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[6]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[14]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[7]       ; ROM_and_RAM:ROM_RAM_1|decoder_24:decoder|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 61  ;                                                   ;                        ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 82    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Instruction_system|a[3]~reg0                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Instruction_system|a[1]~reg0                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Instruction_system|b[3]~reg0                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Instruction_system|b[12]~reg0                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Instruction_system|register_index[3]          ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |Instruction_system|address[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Instruction_system|inst                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Instruction_system|inst                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |Instruction_system|inst                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Instruction_system|ROM_and_RAM:ROM_RAM_1|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:register_1"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wr      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cs      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cs[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_and_RAM:ROM_RAM_1"                                                                                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Dec 16 17:24:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_system -c Instruction_system
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file instruction_system.v
    Info (12023): Found entity 1: Instruction_system
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file srom.v
    Info (12023): Found entity 1: SROM
Info (12021): Found 1 design units, including 1 entities, in source file srom2.v
    Info (12023): Found entity 1: SROM2
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file decoder_24.v
    Info (12023): Found entity 1: decoder_24
Info (12021): Found 1 design units, including 1 entities, in source file rom_and_ram.v
    Info (12023): Found entity 1: ROM_and_RAM
Info (12127): Elaborating entity "Instruction_system" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Instruction_system.v(25): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Instruction_system.v(26): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Instruction_system.v(37): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Instruction_system.v(47): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "ROM_and_RAM" for hierarchy "ROM_and_RAM:ROM_RAM_1"
Warning (10235): Verilog HDL Always Construct warning at ROM_and_RAM.v(13): variable "sign" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at ROM_and_RAM.v(13): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at ROM_and_RAM.v(13): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at ROM_and_RAM.v(11): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_out[0]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[1]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[2]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[3]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[4]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[5]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[6]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[7]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[8]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[9]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[10]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[11]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[12]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[13]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[14]" at ROM_and_RAM.v(11)
Info (10041): Inferred latch for "data_out[15]" at ROM_and_RAM.v(11)
Info (12128): Elaborating entity "decoder_24" for hierarchy "ROM_and_RAM:ROM_RAM_1|decoder_24:decoder"
Info (12128): Elaborating entity "SROM" for hierarchy "ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"
Warning (10235): Verilog HDL Always Construct warning at SROM.v(43): variable "cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SROM.v(41): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "data[63..33]" at SROM.v(6) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "data_out[0]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[1]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[2]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[3]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[4]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[5]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[6]" at SROM.v(43)
Info (10041): Inferred latch for "data_out[7]" at SROM.v(43)
Info (12128): Elaborating entity "SROM2" for hierarchy "ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"
Warning (10235): Verilog HDL Always Construct warning at SROM2.v(43): variable "cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SROM2.v(41): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "data[63..33]" at SROM2.v(6) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "data_out[0]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[1]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[2]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[3]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[4]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[5]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[6]" at SROM2.v(43)
Info (10041): Inferred latch for "data_out[7]" at SROM2.v(43)
Info (12128): Elaborating entity "SRAM" for hierarchy "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"
Warning (10235): Verilog HDL Always Construct warning at SRAM.v(22): variable "cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM.v(22): variable "wr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM.v(24): variable "datain" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM.v(25): variable "cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM.v(25): variable "wr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SRAM.v(20): inferring latch(es) for variable "dataout", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dataout[0]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[1]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[2]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[3]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[4]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[5]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[6]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[7]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[8]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[9]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[10]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[11]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[12]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[13]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[14]" at SRAM.v(25)
Info (10041): Inferred latch for "dataout[15]" at SRAM.v(25)
Info (12128): Elaborating entity "register" for hierarchy "register:register_1"
Warning (10235): Verilog HDL Always Construct warning at register.v(24): variable "cs" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at register.v(26): variable "wr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at register.v(26): variable "data_in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at register.v(27): variable "wr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at register.v(22): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_out[0]" at register.v(24)
Info (10041): Inferred latch for "data_out[1]" at register.v(24)
Info (10041): Inferred latch for "data_out[2]" at register.v(24)
Info (10041): Inferred latch for "data_out[3]" at register.v(24)
Info (10041): Inferred latch for "data_out[4]" at register.v(24)
Info (10041): Inferred latch for "data_out[5]" at register.v(24)
Info (10041): Inferred latch for "data_out[6]" at register.v(24)
Info (10041): Inferred latch for "data_out[7]" at register.v(24)
Info (10041): Inferred latch for "data_out[8]" at register.v(24)
Info (10041): Inferred latch for "data_out[9]" at register.v(24)
Info (10041): Inferred latch for "data_out[10]" at register.v(24)
Info (10041): Inferred latch for "data_out[11]" at register.v(24)
Info (10041): Inferred latch for "data_out[12]" at register.v(24)
Info (10041): Inferred latch for "data_out[13]" at register.v(24)
Info (10041): Inferred latch for "data_out[14]" at register.v(24)
Info (10041): Inferred latch for "data_out[15]" at register.v(24)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[15]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[14]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[13]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[12]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[11]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[10]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[9]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[8]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[7]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[6]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[5]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[4]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[3]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[2]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[1]" is missing source, defaulting to GND
    Warning (12110): Net "ROM_and_RAM:ROM_RAM_1|data_in_ram[0]" is missing source, defaulting to GND
Warning (14026): LATCH primitive "register:register_1|data_out[1]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[2]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[3]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[4]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[5]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[6]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[7]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[8]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[9]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[10]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[11]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[12]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[13]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[14]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[15]" is permanently enabled
Warning (14026): LATCH primitive "register:register_1|data_out[0]" is permanently enabled
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "register:register_1|mem" is uninferred due to inappropriate RAM size
    Info (276008): RAM logic "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|mem" is uninferred due to illegal secondary signals in read logic
    Info (276008): RAM logic "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|mem" is uninferred due to illegal secondary signals in read logic
    Info (276008): RAM logic "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|mem" is uninferred due to illegal secondary signals in read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_register_ea496d89.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[0]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[3]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[2]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[1]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[4]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[5]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[6]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[7]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[8]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[9]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[10]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[11]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[12]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[13]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[14]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[15]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[0]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[3]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[2]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[1]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[4]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[5]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[6]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[7]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[8]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[9]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[10]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[11]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[12]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[13]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[14]" is permanently enabled
Warning (14026): LATCH primitive "ROM_and_RAM:ROM_RAM_1|data_out[15]" is permanently enabled
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[7]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[6]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[7]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[6]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[7]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[6]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[4]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SROM:SROM_1|data_out[2]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[13]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1|dataout[11]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[13]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_2|dataout[11]"
    Info (13026): Duplicate LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[13]" merged with LATCH primitive "ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_3|dataout[11]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 610 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 568 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4602 megabytes
    Info: Processing ended: Sun Dec 16 17:24:23 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


