$date
	Sun Oct 23 02:08:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#737546
b1000 &
b1000 %
1$
b1000 !
1"
#737547
0"
#737550
b100 &
b100 %
#737554
b10 &
b10 %
#737558
b1 &
1#
b1 %
#737562
b0 &
b0 %
0#
0$
#1731159
b1100 !
1"
#1731162
b1100 &
b1100 %
1$
#1731163
0"
#1731166
b110 &
b110 %
#1731170
b11 &
b11 %
#1731174
b1010 &
b1010 %
#1731178
b101 &
b101 %
#1731182
b10000 &
b10000 %
#1731186
b1000 &
b1000 %
#1731190
b100 &
b100 %
#1731194
b10 &
b10 %
#1731198
b1 &
1#
b1 %
#1731202
b0 &
b0 %
0#
0$
#2734407
b11000 !
1"
#2734410
b11000 &
b11000 %
1$
#2734411
0"
#2734414
b1100 &
b1100 %
#2734418
b110 &
b110 %
#2734422
b11 &
b11 %
#2734426
b1010 &
b1010 %
#2734430
b101 &
b101 %
#2734434
b10000 &
b10000 %
#2734438
b1000 &
b1000 %
#2734442
b100 &
b100 %
#2734446
b10 &
b10 %
#2734450
b1 &
b1 %
1#
#2734454
b0 &
0#
b0 %
0$
#4500012
