V 000029 55 355 0 ddr_define
(_unit VHDL (ddr_define 0 27 )
  (_version v35)
  (_time 1182968719844 2007.06.27 14:25:19)
  (_source (\./../../DDR_define.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal t_DIMM_CMD 0 31 (_enum nop act rd wr b_end prech rfrsh load unknown (_to (i 0)(i 8)))))
  )
)
V 000054 55 3481          1182968720409 DDR_Registers
(_unit VHDL (ddr_registers 0 30 (ddr_registers 0 56 ))
  (_version v35)
  (_time 1182968720406 2007.06.27 14:25:20)
  (_source (\./../../DDR_Registers.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1182968720407)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CKE ~std_logic_vector{1~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S_N ~std_logic_vector{1~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal RAS_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WE_N ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal CAS_N ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{12~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_port (_internal A ~std_logic_vector{12~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal BA ~std_logic_vector{1~downto~0}~124 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CKEi ~std_logic_vector{1~downto~0}~126 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Si_N ~std_logic_vector{1~downto~0}~128 0 41 (_entity (_out ))))
    (_port (_internal RASi_N ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal WEi_N ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal CASi_N ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{12~downto~0}~1210 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_port (_internal Ai ~std_logic_vector{12~downto~0}~1210 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal BAi ~std_logic_vector{1~downto~0}~1212 0 46 (_entity (_out ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
    (_port (_internal CLK_N ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(11)(10)(9)(8)(12)(13)(7))(_sensitivity(15)(14))(_read(4)(3)(2)(5)(0)(1)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
  )
  (_model . DDR_Registers 1 -1
  )
)
V 000060 55 4515          1182968721784 DDR_Command_Decoder
(_unit VHDL (ddr_command_decoder 0 30 (ddr_command_decoder 0 50 ))
  (_version v35)
  (_time 1182968721781 2007.06.27 14:25:21)
  (_source (\./../../DDR_Command_Decoder.vhd\))
  (_use (std(standard))(.(ddr_define))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1182968721782)
    (_use )
  )
  (_object
    (_port (_internal CAS_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal RAS_N ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal WE_N ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S_N ~std_logic_vector{1~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal BA ~std_logic_vector{1~downto~0}~122 0 36 (_entity (_in ))))
    (_port (_internal bank0rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 37 (_entity (_out ))))
    (_port (_internal bank0rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 38 (_entity (_out ))))
    (_port (_internal bank1rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 39 (_entity (_out ))))
    (_port (_internal bank1rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 40 (_entity (_out ))))
    (_port (_internal bank2rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 41 (_entity (_out ))))
    (_port (_internal bank2rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 42 (_entity (_out ))))
    (_port (_internal bank3rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 43 (_entity (_out ))))
    (_port (_internal bank3rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal cmd ~std_logic_vector{2~downto~0}~13 0 51 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_alias((cmd)(RAS_N)(CAS_N)(WE_N)))(_target(13))(_sensitivity(2)(1)(0)))))
      (line__55(_architecture 1 0 55 (_assignment (_simple)(_target(5))(_sensitivity(4)(13)(3(0))))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_target(6))(_sensitivity(4)(13)(3(1))))))
      (line__77(_architecture 3 0 77 (_assignment (_simple)(_target(7))(_sensitivity(4)(13)(3(0))))))
      (line__88(_architecture 4 0 88 (_assignment (_simple)(_target(8))(_sensitivity(4)(13)(3(1))))))
      (line__99(_architecture 5 0 99 (_assignment (_simple)(_target(9))(_sensitivity(4)(13)(3(0))))))
      (line__110(_architecture 6 0 110 (_assignment (_simple)(_target(10))(_sensitivity(4)(13)(3(1))))))
      (line__121(_architecture 7 0 121 (_assignment (_simple)(_target(11))(_sensitivity(4)(13)(3(0))))))
      (line__132(_architecture 8 0 132 (_assignment (_simple)(_target(12))(_sensitivity(4)(13)(3(1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extddr_dimm_v.ddr_define.t_DIMM_CMD (. ddr_define t_DIMM_CMD)))
  )
  (_static
    (2 2 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (2 2 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (2 3 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (2 3 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (3 2 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (3 2 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (3 3 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
    (3 3 )
    (3 3 3 )
    (2 3 3 )
    (3 2 3 )
    (3 2 2 )
    (3 3 2 )
    (2 3 2 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . DDR_Command_Decoder 9 -1
  )
)
V 000046 55 1724          1182968722907 $root
(_unit VERILOG 6.549.6.337 ($root 0 0 ($root 0 0 ))
	(_version v35)
	(_time 1182968722625 2007.06.27 14:25:22)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1182968722625)
		(_use )
	)
	(_parameters top_design   dbg   accs   )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation mt46v128m4fn_5b 0 0 (_entity .  mt46v128m4fn_5b)
	)
	(_model . $root 1 -1)

)
V 000056 55 31157         1182968722911 mt46v128m4fn_5b
(_unit VERILOG 6.549.6.337 (mt46v128m4fn_5b 0 81 (mt46v128m4fn_5b 0 81 ))
	(_version v35)
	(_time 1182968722625 2007.06.27 14:25:22)
	(_source (\./../mt46v128m4fn_5b.v\ VERILOG (\./../mt46v128m4fn_5b.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 40))
	(_entity
		(_time 1182968722625)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs   )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 84 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tCK ~vector~0 0 84 \5.0\ (_entity -1 ((d 4617315517961601024)))))
		(_type (_internal ~vector~1 0 85 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tDQSQ ~vector~1 0 85 \0.4\ (_entity -1 ((d 4600877379321698714)))))
		(_type (_internal ~vector~2 0 86 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tMRD ~vector~2 0 86 \10.0\ (_entity -1 ((d 4621819117588971520)))))
		(_type (_internal ~vector~3 0 87 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAP ~vector~3 0 87 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~4 0 88 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAS ~vector~4 0 88 \40.0\ (_entity -1 ((d 4630826316843712512)))))
		(_type (_internal ~vector~5 0 89 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRC ~vector~5 0 89 \55.0\ (_entity -1 ((d 4632937379169042432)))))
		(_type (_internal ~vector~6 0 90 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRFC ~vector~6 0 90 \70.0\ (_entity -1 ((d 4634626229029306368)))))
		(_type (_internal ~vector~7 0 91 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRCD ~vector~7 0 91 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~8 0 92 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRP ~vector~8 0 92 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~9 0 93 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRRD ~vector~9 0 93 \10.0\ (_entity -1 ((d 4621819117588971520)))))
		(_type (_internal ~vector~10 0 94 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWR ~vector~10 0 94 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~11 0 95 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal ADDR_BITS ~vector~11 0 95 \13\ (_entity -1 (_code  45))))
		(_type (_internal ~vector~12 0 96 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DQ_BITS ~vector~12 0 96 \4\ (_entity -1 (_code  46))))
		(_type (_internal ~vector~13 0 97 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DQS_BITS ~vector~13 0 97 \1\ (_entity -1 (_code  47))))
		(_type (_internal ~vector~14 0 98 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DM_BITS ~vector~14 0 98 \1\ (_entity -1 (_code  48))))
		(_type (_internal ~vector~15 0 99 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal COL_BITS ~vector~15 0 99 \12\ (_entity -1 (_code  49))))
		(_type (_internal ~vector~16 0 100 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal full_mem_bits ~vector~16 0 100 \2+ADDR_BITS+COL_BITS\ (_entity -1 (_code  50))))
		(_type (_internal ~vector~17 0 101 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal part_mem_bits ~vector~17 0 101 \15\ (_entity -1 (_code  51))))
		(_type (_internal ~vector~18 0 102 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal no_halt ~vector~18 0 102 \1\ (_entity -1 (_code  52))))
		(_type (_internal ~vector~19 0 103 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Debug ~vector~19 0 103 \0\ (_entity -1 (_code  53))))
		(_type (_internal ~[DQ_BITS-1:0]wire~ 0 81 (_array ~wire ((_range  54)))))
		(_port (_internal Dq ~[DQ_BITS-1:0]wire~ 0 81 (_architecture (_inout ))) (_net  ) (_flags1))
		(_type (_internal ~[DQS_BITS-1:0]wire~ 0 81 (_array ~wire ((_range  55)))))
		(_port (_internal Dqs ~[DQS_BITS-1:0]wire~ 0 81 (_architecture (_inout ))) (_net  ) (_flags1))
		(_type (_internal ~[ADDR_BITS-1:0]wire~ 0 81 (_array ~wire ((_range  56)))))
		(_port (_internal Addr ~[ADDR_BITS-1:0]wire~ 0 81 (_architecture (_in ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 81 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal Ba ~[1:0]wire~ 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_port (_internal Clk ~wire 0 81 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Clk_n ~wire 0 81 (_architecture (_in ))) (_net  ) (_simple) (_flags1))
		(_port (_internal Cke ~wire 0 81 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Cs_n ~wire 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_port (_internal Ras_n ~wire 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_port (_internal Cas_n ~wire 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_port (_internal We_n ~wire 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_type (_internal ~[DM_BITS-1:0]wire~ 0 81 (_array ~wire ((_range  57)))))
		(_port (_internal Dm ~[DM_BITS-1:0]wire~ 0 81 (_architecture (_in ))) (_net  ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 122 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal Dq_in ~[15:0]wire~ 0 122 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Dqs_in ~[1:0]wire~ 0 123 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal Dm_in ~[1:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 131 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal dq_rise ~[15:0]reg~ 0 131 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 132 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dm_rise ~[1:0]reg~ 0 132 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal dq_fall ~[15:0]reg~ 0 133 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal dm_fall ~[1:0]reg~ 0 134 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 135 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal dm_pair ~[3:0]reg~ 0 135 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Dq_buf ~[15:0]reg~ 0 136 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[ADDR_BITS-1:0]reg~ 0 139 (_array ~reg ((_range  58)))))
		(_signal (_internal Mode_reg ~[ADDR_BITS-1:0]reg~ 0 139 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal CkeZ ~reg 0 142 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Sys_clk ~reg 0 142 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Dqs_int ~reg 0 145 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[DQS_BITS-1:0]reg~ 0 148 (_array ~reg ((_range  59)))))
		(_signal (_internal Dqs_out ~[DQS_BITS-1:0]reg~ 0 148 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[DQ_BITS-1:0]reg~ 0 151 (_array ~reg ((_range  60)))))
		(_signal (_internal Dq_out ~[DQ_BITS-1:0]reg~ 0 151 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~reg[0:6]~ 0 154 (_array ~reg ((_to (i 0) (i 6)) (_to (i 0) (i 0))))))
		(_signal (_internal Read_cmnd ~reg[0:6]~ 0 154 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~[0:6]~ 0 155 (_array ~reg ((_to (i 0) (i 6)) (_downto (i 1) (i 0))))))
		(_signal (_internal Read_bank ~[1:0]reg~[0:6]~ 0 155 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[COL_BITS-1:0]reg~[0:6]~ 0 156 (_array ~reg ((_to (i 0) (i 6)) (_range  61)))))
		(_signal (_internal Read_cols ~[COL_BITS-1:0]reg~[0:6]~ 0 156 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~reg[0:3]~ 0 159 (_array ~reg ((_to (i 0) (i 3)) (_to (i 0) (i 0))))))
		(_signal (_internal Write_cmnd ~reg[0:3]~ 0 159 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[1:0]reg~[0:3]~ 0 160 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 1) (i 0))))))
		(_signal (_internal Write_bank ~[1:0]reg~[0:3]~ 0 160 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[COL_BITS-1:0]reg~[0:3]~ 0 161 (_array ~reg ((_to (i 0) (i 3)) (_range  62)))))
		(_signal (_internal Write_cols ~[COL_BITS-1:0]reg~[0:3]~ 0 161 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal Read_precharge ~reg[0:3]~ 0 164 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal Write_precharge ~reg[0:3]~ 0 165 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~integer[0:3]~ 0 166 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0)))(_attribute signed))))
		(_signal (_internal Count_precharge ~integer[0:3]~ 0 166 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal A10_precharge ~reg[0:6]~ 0 169 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal Bank_precharge ~[1:0]reg~[0:6]~ 0 170 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal Cmnd_precharge ~reg[0:6]~ 0 171 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal Cmnd_bst ~reg[0:6]~ 0 174 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[DQ_BITS-1:0]reg~[0:{1<<part_mem_bits}-1]~ 0 180 (_array ~reg ((_range  63)(_range  64)))))
		(_signal (_internal mem_array ~[DQ_BITS-1:0]reg~[0:{1<<part_mem_bits}-1]~ 0 180 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[full_mem_bits-1:0]reg~[0:{1<<part_mem_bits}-1]~ 0 181 (_array ~reg ((_range  65)(_range  66)))))
		(_signal (_internal addr_array ~[full_mem_bits-1:0]reg~[0:{1<<part_mem_bits}-1]~ 0 181 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_type (_internal ~[part_mem_bits:0]reg~ 0 182 (_array ~reg ((_range  67)))))
		(_signal (_internal mem_used ~[part_mem_bits:0]reg~ 0 182 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~integer 0 187 (_array ~reg ((_downto (i 31) (i 0))))(_attribute signed)))
		(_signal (_internal i ~integer 0 187 (_architecture (_uni ))) (_reg integer) (_simple) (_flags1))
		(_signal (_internal expect_pos_dqs ~[1:0]reg~ 0 188 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal expect_neg_dqs ~[1:0]reg~ 0 189 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[COL_BITS-1:0]reg~ 0 192 (_array ~reg ((_range  68)))))
		(_signal (_internal Burst_counter ~[COL_BITS-1:0]reg~ 0 192 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Pc_b0 ~reg 0 195 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Pc_b1 ~reg 0 195 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Pc_b2 ~reg 0 195 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Pc_b3 ~reg 0 195 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Act_b0 ~reg 0 198 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Act_b1 ~reg 0 198 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Act_b2 ~reg 0 198 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Act_b3 ~reg 0 198 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Data_in_enable ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Data_out_enable ~reg 0 202 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Prev_bank ~[1:0]reg~ 0 205 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Bank_addr ~[1:0]reg~ 0 206 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Cols_addr ~[COL_BITS-1:0]reg~ 0 207 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Cols_brst ~[COL_BITS-1:0]reg~ 0 207 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Cols_temp ~[COL_BITS-1:0]reg~ 0 207 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal Rows_addr ~[ADDR_BITS-1:0]reg~ 0 208 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal B0_row_addr ~[ADDR_BITS-1:0]reg~ 0 209 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal B1_row_addr ~[ADDR_BITS-1:0]reg~ 0 210 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal B2_row_addr ~[ADDR_BITS-1:0]reg~ 0 211 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal B3_row_addr ~[ADDR_BITS-1:0]reg~ 0 212 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DLL_enable ~reg 0 215 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal DLL_reset ~reg 0 216 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal DLL_done ~reg 0 217 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DLL_count ~integer 0 218 (_architecture (_uni ))) (_reg integer) (_simple) (_flags1))
		(_signal (_internal aref_count ~integer 0 219 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal Prech_count ~integer 0 220 (_architecture (_uni ))) (_reg integer) (_nonbaction) (_noedge) (_noforceassign))
		(_signal (_internal power_up_done ~reg 0 221 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal wdqs_valid ~wire 0 224 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Active_enable ~wire 0 227 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Aref_enable ~wire 0 228 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Burst_term ~wire 0 229 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Ext_mode_enable ~wire 0 230 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Mode_reg_enable ~wire 0 231 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Prech_enable ~wire 0 232 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Read_enable ~wire 0 233 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Write_enable ~wire 0 234 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 237 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal burst_length ~[3:0]wire~ 0 237 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal read_precharge_truncation ~[3:0]reg~ 0 238 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 241 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal cas_latency_x2 ~[2:0]wire~ 0 241 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~time 0 250 (_array ~reg ((_downto (i 63) (i 0))))))
		(_signal (_internal MRD_chk ~time 0 250 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RFC_chk ~time 0 251 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RRD_chk ~time 0 252 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAS_chk0 ~time 0 253 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAS_chk1 ~time 0 253 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAS_chk2 ~time 0 253 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAS_chk3 ~time 0 253 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAP_chk0 ~time 0 254 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAP_chk1 ~time 0 254 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAP_chk2 ~time 0 254 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RAP_chk3 ~time 0 254 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RC_chk0 ~time 0 255 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RC_chk1 ~time 0 255 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RC_chk2 ~time 0 255 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RC_chk3 ~time 0 255 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RCD_chk0 ~time 0 256 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RCD_chk1 ~time 0 256 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RCD_chk2 ~time 0 256 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RCD_chk3 ~time 0 256 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RP_chk0 ~time 0 257 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RP_chk1 ~time 0 257 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RP_chk2 ~time 0 257 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal RP_chk3 ~time 0 257 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal WR_chk0 ~time 0 258 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal WR_chk1 ~time 0 258 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal WR_chk2 ~time 0 258 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_signal (_internal WR_chk3 ~time 0 258 (_architecture (_uni ))) (_reg time) (_simple) (_flags1))
		(_type (_internal ~[full_mem_bits-1:0]reg~ 0 335 (_array ~reg ((_range  69)))))
		(_signal (_internal write_mem.addr ~[full_mem_bits-1:0]reg~ 0 335 (_subprogram write_mem (_in ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal write_mem.data ~[DQ_BITS-1:0]reg~ 0 336 (_subprogram write_mem (_in ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal write_mem.i ~[part_mem_bits:0]reg~ 0 337 (_subprogram write_mem (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal read_mem.addr ~[full_mem_bits-1:0]reg~ 0 364 (_subprogram read_mem (_in ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal read_mem.data ~[DQ_BITS-1:0]reg~ 0 365 (_subprogram read_mem (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal read_mem.i ~[part_mem_bits:0]reg~ 0 366 (_subprogram read_mem (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \1 \ ~reg -1 342 (_internal (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 371 (_internal (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			
			(_internal write_mem 27 0 334 (_architecture (_procedure)(_target(115)(42)(41)(40))
				(_read(115)(42)(41)(113)(119)(114))(_monitor(113)(114))(_call(0))
			))
			(_internal read_mem 28 0 363 (_architecture (_procedure)(_target(118)(117))
				(_read(118)(42)(41)(116)(120)(40))(_call(1))
			))
			(_internal Burst_Decode 29 0 386 (_architecture (_procedure)(_target(46)(61)(61(2))(61(1))(61(0))(59(0))(59(d_1_0))(59(d_2_0))(59)(55)(56)(84))
				(_read(46)(83)(21(3))(59)(46(2))(60(2))(46(1))(60(1))(46(0))(60(0))(61(0))(61(d_1_0))(61(d_2_0))(61))
			))
			(_internal Manual_Precharge_Pipeline 30 0 425 (_architecture (_procedure)(_target(36(0))(36(1))(36(2))(36(3))(36(4))(36(5))(36(6))(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(38(0))(38(1))(38(2))(38(3))(38(4))(38(5))(38(6))(56)(84))
				(_read(36(1))(36(2))(36(3))(36(4))(36(5))(36(6))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(38(1))(38(2))(38(3))(38(4))(38(5))(38(6))(38(0))(37(0))(58)(36(0))(56))
			))
			(_internal Burst_Terminate_Pipeline 31 0 467 (_architecture (_procedure)(_target(39(0))(39(1))(39(2))(39(3))(39(4))(39(5))(39(6))(56))
				(_read(39(1))(39(2))(39(3))(39(4))(39(5))(39(6))(39(0))(56))
			))
			(_internal Dq_Dqs_Drivers 32 0 486 (_architecture (_procedure)(_target(27(0))(27(1))(27(2))(27(3))(27(4))(27(5))(27(6))(28(0))(28(1))(28(2))(28(3))(28(4))(28(5))(28(6))(29(0))(29(1))(29(2))(29(3))(29(4))(29(5))(29(6))(56)(58)(59)(60)(46)(62)(24)(25)(116)(26))
				(_read(27(1))(27(2))(27(3))(27(4))(27(5))(27(6))(28(1))(28(2))(28(3))(28(4))(28(5))(28(6))(29(1))(29(2))(29(3))(29(4))(29(5))(29(6))(27(0))(28(0))(29(0))(59(d_2_0))(58)(63)(64)(65)(66)(56)(25)(24)(62)(59)(117)(26))(_monitor(58)(62)(59)(26))(_call(1))
			))
			(_internal Write_FIFO_DM_Mask_Logic 33 0 569 (_architecture (_procedure)(_target(30(0))(30(1))(30(2))(30(3))(31(0))(31(1))(31(2))(31(3))(32(0))(32(1))(32(2))(32(3))(55)(58)(59)(60)(46)(62)(116)(20)(20(d_7_0))(20(d_15_8))(113)(114)(109)(110)(111)(112))
				(_read(30(1))(30(2))(30(3))(31(1))(31(2))(31(3))(32(1))(32(2))(32(3))(30(0))(31(0))(32(0))(59(d_2_0))(58)(63)(64)(65)(66)(55)(62)(59)(117)(23)(18(0))(17(d_7_0))(18(1))(17(d_15_8))(18)(20(_range 71))(16(0))(15(d_7_0))(16(1))(15(d_15_8))(16)(20(_range 73))(20)(19)(81))(_monitor(58)(62)(59)(20(_range 70))(20(_range 72))(20(_range 74))(20(_range 75)))(_call(1)(0))
			))
			(_internal Auto_Precharge_Calculation 34 0 664 (_architecture (_procedure)(_target(35(0))(35(1))(35(2))(35(3))(47)(51)(105)(33(0))(48)(52)(106)(33(1))(49)(53)(107)(33(2))(50)(54)(108)(33(3))(34(0))(34(1))(34(2))(34(3)))
				(_read(33(0))(34(0))(35(0))(33(1))(34(1))(35(1))(33(2))(34(2))(35(2))(33(3))(34(3))(35(3))(89)(83)(90)(91)(92)(109)(110)(111)(112))
			))
			(_internal DLL_Counter 35 0 758 (_architecture (_procedure)(_target(70)(69))
				(_read(68)(69)(70))
			))
			(_internal Control_Logic 36 0 770 (_architecture (_procedure)(_target(71)(87)(67)(86)(21)(68)(69)(70)(51)(47)(63)(97)(101)(89)(93)(52)(48)(64)(98)(102)(90)(94)(53)(49)(65)(99)(103)(91)(95)(54)(50)(66)(100)(104)(92)(96)(88)(57)(84)(105)(106)(107)(108)(72)(36)(37)(38)(39)(55)(33)(27)(28)(29)(35)(34)(30(3))(31(3))(32(3)))
				(_read(76)(105)(106)(107)(108)(86)(87)(47)(48)(49)(50)(71)(78)(2(0))(79)(2)(67)(2(8))(68)(2(d_2_0))(2(d_6_4))(75)(73)(3)(57)(88)(97)(98)(99)(100)(80)(2(10))(51)(89)(109)(52)(90)(110)(53)(91)(111)(54)(92)(112)(72)(85)(77)(55)(33(0))(33(1))(33(2))(33(3))(81)(69)(70)(2(11))(2(d_9_0))(101)(102)(103)(104)(93)(94)(95)(96)(33)(2(_range 76))(82)(2(_range 78))(27(0))(27(1))(27(2))(27(3))(27(4))(27(5))(27(6))(46)(83)(56)(84)(34)(2(_range 79)))(_monitor(3)(2)(2(10))(70)(2(11))(2(d_9_0))(2(_range 77))(2(_range 80)))
			))
			(_internal check_neg_dqs 37 0 1268 (_architecture (_procedure)(_target(43)(45)(44))
				(_read(30(2))(30(1))(55)(43)(45))(_monitor(43))
			))
			(_internal check_pos_dqs 38 0 1284 (_architecture (_procedure)(_target(43)(44)(45))
				(_read(30(2))(30(1))(55)(43)(44))(_monitor(43))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#126_0 (_architecture 0 0 126 (_process (_simple)
				(_target(12(_range 81)))
				(_sensitivity(0))
			)))
			(#ASSIGN#127_1 (_architecture 1 0 127 (_process (_simple)
				(_target(13(_range 82)))
				(_sensitivity(1))
			)))
			(#ASSIGN#128_2 (_architecture 2 0 128 (_process (_simple)
				(_target(14(_range 83)))
				(_sensitivity(11))
			)))
			(#INITIAL#183_3 (_architecture 3 0 183 (_process 
				(_target(42))
			)))
			(#ASSIGN#224_4 (_architecture 4 0 224 (_process (_alias ((wdqs_valid)(Write_cmnd(2))(Write_cmnd(1))(Data_in_enable)))(_simple)
				(_target(74))
				(_sensitivity(30(2))(30(1))(55))
			)))
			(#ASSIGN#227_5 (_architecture 5 0 227 (_process (_alias ((Active_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(75))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#228_6 (_architecture 6 0 228 (_process (_alias ((Aref_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(76))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#229_7 (_architecture 7 0 229 (_process (_alias ((Burst_term)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(77))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#230_8 (_architecture 8 0 230 (_process (_alias ((Ext_mode_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)(Ba(0))(Ba(1))))(_simple)
				(_target(78))
				(_sensitivity(7)(8)(9)(10)(3(0))(3(1)))
			)))
			(#ASSIGN#231_9 (_architecture 9 0 231 (_process (_alias ((Mode_reg_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)(Ba(0))(Ba(1))))(_simple)
				(_target(79))
				(_sensitivity(7)(8)(9)(10)(3(0))(3(1)))
			)))
			(#ASSIGN#232_10 (_architecture 10 0 232 (_process (_alias ((Prech_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(80))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#233_11 (_architecture 11 0 233 (_process (_alias ((Read_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(81))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#234_12 (_architecture 12 0 234 (_process (_alias ((Write_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(82))
				(_sensitivity(7)(8)(9)(10))
			)))
			(#ASSIGN#237_13 (_architecture 13 0 237 (_process (_simple)
				(_target(83))
				(_sensitivity(21(d_2_0)))
			)))
			(#ASSIGN#241_14 (_architecture 14 0 241 (_process (_simple)
				(_target(85))
				(_sensitivity(21(d_6_4)))
			)))
			(#ASSIGN#244_15 (_architecture 15 0 244 (_process (_simple)
				(_target(1))
				(_sensitivity(25))
			)))
			(#ASSIGN#247_16 (_architecture 16 0 247 (_process (_simple)
				(_target(0))
				(_sensitivity(26))
			)))
			(#INITIAL#260_17 (_architecture 17 0 260 (_process 
				(_target(22)(23)(47)(48)(49)(50)(51)(52)(53)(54)(24)(25)(26)(55)(56)(67)(68)(69)(70)(71)(72)(73)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112))
				(_monitor)
			)))
			(#ALWAYS#290_18 (_architecture 18 0 290 (_process 
				(_target(23)(22))
				(_read(4)(22)(6))
				(_need_init)
			)))
			(#ALWAYS#301_19 (_architecture 19 0 301 (_process 
				(_read(7)(8)(9)(10))
				(_sensitivity(6))
				(_monitor)
				(_need_init)
			)))
			(#INITIAL#311_20 (_architecture 20 0 311 (_process 
				(_target(71)(73))
				(_read(6)(67)(68)(72)(71))
				(_monitor)
			)))
			(#ALWAYS#1301_21 (_architecture 21 0 1301 (_process 
				(_read(23))
				(_call(3)(4)(5)(6)(2)(10)(7)(8)(9))
				(_need_init)
			)))
			(#ALWAYS#1313_22 (_architecture 22 0 1313 (_process 
				(_read(23))
				(_call(3)(4)(5)(6)(2)(11))
				(_need_init)
			)))
			(#ALWAYS#1323_23 (_architecture 23 0 1323 (_process 
				(_target(15(d_7_0))(16(0))(44(0)))
				(_read(13(0))(12(d_7_0))(14(0)))
				(_need_init)
			)))
			(#ALWAYS#1330_24 (_architecture 24 0 1330 (_process 
				(_target(15(d_15_8))(16(1))(44(1)))
				(_read(13(1))(12(d_15_8))(14(1)))
				(_need_init)
			)))
			(#ALWAYS#1337_25 (_architecture 25 0 1337 (_process 
				(_target(17(d_7_0))(18(0))(19(d_1_0))(45(0)))
				(_read(13(0))(12(d_7_0))(14(0))(16(0))(18(0)))
				(_need_init)
			)))
			(#ALWAYS#1345_26 (_architecture 26 0 1345 (_process 
				(_target(17(d_15_8))(18(1))(19(d_3_2))(45(1)))
				(_read(13(1))(12(d_15_8))(14(1))(16(1))(18(1)))
				(_need_init)
			)))
			(#INTERNAL#0_39 (_internal 39 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit write_mem task 0 334
		(_scope
			(_unit loop begin 0 342
			)
		)
		)
		(_unit read_mem task 0 363
		(_scope
			(_unit loop begin 0 371
			)
		)
		)
		(_unit Burst_Decode task 0 386
		)
		(_unit Manual_Precharge_Pipeline task 0 425
		)
		(_unit Burst_Terminate_Pipeline task 0 467
		)
		(_unit Dq_Dqs_Drivers task 0 486
		)
		(_unit Write_FIFO_DM_Mask_Logic task 0 569
		)
		(_unit Auto_Precharge_Calculation task 0 664
		)
		(_unit DLL_Counter task 0 758
		)
		(_unit Control_Logic task 0 770
		)
		(_unit check_neg_dqs task 0 1268
		)
		(_unit check_pos_dqs task 0 1284
		)
	)
	(_tchk
		(width 0 1385
			(_port (Dqs_in(0)) ( (_transaction edge ( 01 0x x1 )) ((wdqs_valid)) ))
			((1.750000))
		)
		(width 0 1386
			(_port (Dqs_in(1)) ( (_transaction edge ( 01 0x x1 )) ((wdqs_valid)) ))
			((1.750000))
		)
		(width 0 1387
			(_port (Dqs_in(0)) ( (_transaction edge ( 10 x0 1x )) ((wdqs_valid)) ))
			((1.750000))
		)
		(width 0 1388
			(_port (Dqs_in(1)) ( (_transaction edge ( 10 x0 1x )) ((wdqs_valid)) ))
			((1.750000))
		)
		(setup 0 1389 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.600000))
		)
		(hold 0 1389 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.600000))
		)
		(setup 0 1390 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.600000))
		)
		(hold 0 1390 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.600000))
		)
		(setup 0 1391 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.600000))
		)
		(hold 0 1391 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.600000))
		)
		(setup 0 1392 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.600000))
		)
		(hold 0 1392 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.600000))
		)
		(setup 0 1393 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.600000))
		)
		(hold 0 1393 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.600000))
		)
		(setup 0 1394 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.600000))
		)
		(hold 0 1394 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.600000))
		)
		(setup 0 1395 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.600000))
		)
		(hold 0 1395 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.600000))
		)
		(setup 0 1396 next
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqs) ( (_transaction edge ( 10 x0 1x )) ((wdqs_valid)) ))
			((1.000000))
		)
		(hold 0 1396 prev
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqs) ( (_transaction edge ( 10 x0 1x )) ((wdqs_valid)) ))
			((1.000000))
		)
	)
	(_model . mt46v128m4fn_5b 87 -1)

)
V 000044 55 87792         1182968724986 SIM
(_unit VHDL (mt36vddf25672 0 25 (sim 0 43 ))
  (_version v35)
  (_time 1182968724985 2007.06.27 14:25:24)
  (_source (\./compile/MT36VDDF25672.vhd\))
  (_use (std(standard))(.(ddr_define))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1182968724954)
    (_use )
  )
  (_component
    (mt46v128m4fn_5b
      (_object
        (_generic (_internal ADDR_BITS ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 13)))))
        (_generic (_internal COL_BITS ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 12)))))
        (_generic (_internal DM_BITS ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 1)))))
        (_generic (_internal DQS_BITS ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 1)))))
        (_generic (_internal DQ_BITS ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 4)))))
        (_generic (_internal Debug ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 0)))))
        (_generic (_internal no_halt ~extSTD.STANDARD.INTEGER 0 55 (_entity -1 ((i 1)))))
        (_generic (_internal part_mem_bits ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 15)))))
        (_generic (_internal tCK ~extSTD.STANDARD.REAL 0 57 (_entity -1 ((d 4617315517961601024)))))
        (_generic (_internal tDQSQ ~extSTD.STANDARD.REAL 0 58 (_entity -1 ((d 4600877379321698714)))))
        (_generic (_internal tMRD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 4621819117588971520)))))
        (_generic (_internal tRAP ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 4624633867356078080)))))
        (_generic (_internal tRAS ~extSTD.STANDARD.REAL 0 61 (_entity -1 ((d 4630826316843712512)))))
        (_generic (_internal tRC ~extSTD.STANDARD.REAL 0 62 (_entity -1 ((d 4632937379169042432)))))
        (_generic (_internal tRCD ~extSTD.STANDARD.REAL 0 63 (_entity -1 ((d 4624633867356078080)))))
        (_generic (_internal tRFC ~extSTD.STANDARD.REAL 0 64 (_entity -1 ((d 4634626229029306368)))))
        (_generic (_internal tRP ~extSTD.STANDARD.REAL 0 65 (_entity -1 ((d 4624633867356078080)))))
        (_generic (_internal tRRD ~extSTD.STANDARD.REAL 0 66 (_entity -1 ((d 4621819117588971520)))))
        (_generic (_internal tWR ~extSTD.STANDARD.REAL 0 67 (_entity -1 ((d 4624633867356078080)))))
        (_type (_internal ~std_logic_vector{{ADDR_BITS-1}~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal \Addr\ ~std_logic_vector{{ADDR_BITS-1}~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal \Ba\ ~std_logic_vector{1~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal \Cas_n\ ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal \Cke\ ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal \Clk\ ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal \Clk_n\ ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal \Cs_n\ ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DM_BITS-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal \Dm\ ~std_logic_vector{{DM_BITS-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal \Ras_n\ ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal \We_n\ ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{DQ_BITS-1}~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal \Dq\ ~std_logic_vector{{DQ_BITS-1}~downto~0}~13 0 80 (_entity (_inout ))))
        (_type (_internal ~std_logic_vector{{DQS_BITS-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal \Dqs\ ~std_logic_vector{{DQS_BITS-1}~downto~0}~13 0 81 (_entity (_inout ))))
      )
    )
    (DDR_Command_Decoder
      (_object
        (_port (_internal BA ~std_logic_vector{1~downto~0}~136 0 86 (_entity (_in ))))
        (_port (_internal CAS_N ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal RAS_N ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal S_N ~std_logic_vector{1~downto~0}~138 0 89 (_entity (_in ))))
        (_port (_internal WE_N ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal bank0rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 91 (_entity (_out ))))
        (_port (_internal bank0rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 92 (_entity (_out ))))
        (_port (_internal bank1rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 93 (_entity (_out ))))
        (_port (_internal bank1rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 94 (_entity (_out ))))
        (_port (_internal bank2rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 95 (_entity (_out ))))
        (_port (_internal bank2rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 96 (_entity (_out ))))
        (_port (_internal bank3rank0 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 97 (_entity (_out ))))
        (_port (_internal bank3rank1 ~extddr_dimm_v.ddr_define.t_DIMM_CMD 0 98 (_entity (_out ))))
      )
    )
    (DDR_Registers
      (_object
        (_port (_internal A ~std_logic_vector{12~downto~0}~13 0 103 (_entity (_in ))))
        (_port (_internal BA ~std_logic_vector{1~downto~0}~1310 0 104 (_entity (_in ))))
        (_port (_internal CAS_N ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal CKE ~std_logic_vector{1~downto~0}~1312 0 106 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal CLK_N ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RAS_N ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal S_N ~std_logic_vector{1~downto~0}~1314 0 111 (_entity (_in ))))
        (_port (_internal WE_N ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Ai ~std_logic_vector{12~downto~0}~1316 0 113 (_entity (_out ))))
        (_port (_internal BAi ~std_logic_vector{1~downto~0}~1318 0 114 (_entity (_out ))))
        (_port (_internal CASi_N ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal CKEi ~std_logic_vector{1~downto~0}~1320 0 116 (_entity (_out ))))
        (_port (_internal RASi_N ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_port (_internal Si_N ~std_logic_vector{1~downto~0}~1322 0 118 (_entity (_out ))))
        (_port (_internal WEi_N ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 142 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_35_32)))
      ((\Dqs\)(DQS(d_4_4)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U11 0 158 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_43_40)))
      ((\Dqs\)(DQS(d_5_5)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U12 0 174 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_43_40)))
      ((\Dqs\)(DQS(d_5_5)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U13 0 190 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_47_44)))
      ((\Dqs\)(DQS(d_14_14)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U14 0 206 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_47_44)))
      ((\Dqs\)(DQS(d_14_14)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U15 0 222 (_component DDR_Command_Decoder )
    (_port
      ((BA)(BA))
      ((CAS_N)(CAS_N))
      ((RAS_N)(RAS_N))
      ((S_N)(S_N))
      ((WE_N)(WE_N))
    )
    (_use (_entity . ddr_command_decoder)
      (_port
        ((CAS_N)(CAS_N))
        ((RAS_N)(RAS_N))
        ((WE_N)(WE_N))
        ((S_N)(S_N))
        ((BA)(BA))
        ((bank0rank0)(bank0rank0))
        ((bank0rank1)(bank0rank1))
        ((bank1rank0)(bank1rank0))
        ((bank1rank1)(bank1rank1))
        ((bank2rank0)(bank2rank0))
        ((bank2rank1)(bank2rank1))
        ((bank3rank0)(bank3rank0))
        ((bank3rank1)(bank3rank1))
      )
    )
  )
  (_instantiation U15_U36 0 231 (_component DDR_Registers )
    (_port
      ((A)(A))
      ((BA)(BA))
      ((CAS_N)(CAS_N))
      ((CKE)(CKE))
      ((CLK)(CLK))
      ((CLK_N)(CLK_N))
      ((RAS_N)(RAS_N))
      ((RESET_N)(RESET_N))
      ((S_N)(S_N))
      ((WE_N)(WE_N))
      ((Ai)(Ai))
      ((BAi)(BAi))
      ((CASi_N)(CASi_N))
      ((CKEi)(CKEi))
      ((RASi_N)(RASi_N))
      ((Si_N)(Si_N))
      ((WEi_N)(WEi_N))
    )
    (_use (_entity . ddr_registers)
      (_port
        ((CKE)(CKE))
        ((S_N)(S_N))
        ((RAS_N)(RAS_N))
        ((WE_N)(WE_N))
        ((CAS_N)(CAS_N))
        ((A)(A))
        ((BA)(BA))
        ((CKEi)(CKEi))
        ((Si_N)(Si_N))
        ((RASi_N)(RASi_N))
        ((WEi_N)(WEi_N))
        ((CASi_N)(CASi_N))
        ((Ai)(Ai))
        ((BAi)(BAi))
        ((RESET_N)(RESET_N))
        ((CLK)(CLK))
        ((CLK_N)(CLK_N))
      )
    )
  )
  (_instantiation U16 0 252 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(CB(d_7_4)))
      ((\Dqs\)(DQS(d_17_17)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U19 0 268 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_3_0)))
      ((\Dqs\)(DQS(d_0_0)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U2 0 284 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_35_32)))
      ((\Dqs\)(DQS(d_4_4)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U26 0 300 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_3_0)))
      ((\Dqs\)(DQS(d_0_0)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U27 0 316 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_7_4)))
      ((\Dqs\)(DQS(d_9_9)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U28 0 332 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(CB(d_7_4)))
      ((\Dqs\)(DQS(d_17_17)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U29 0 348 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_51_48)))
      ((\Dqs\)(DQS(d_6_6)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U3 0 364 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_39_36)))
      ((\Dqs\)(DQS(d_13_13)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U30 0 380 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_51_48)))
      ((\Dqs\)(DQS(d_6_6)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U31 0 396 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_55_52)))
      ((\Dqs\)(DQS(d_15_15)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U35 0 412 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_55_52)))
      ((\Dqs\)(DQS(d_15_15)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U36 0 428 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_7_4)))
      ((\Dqs\)(DQS(d_9_9)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U37 0 444 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_59_56)))
      ((\Dqs\)(DQS(d_7_7)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U38 0 460 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_59_56)))
      ((\Dqs\)(DQS(d_7_7)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U39 0 476 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_63_60)))
      ((\Dqs\)(DQS(d_16_16)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U4 0 492 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_39_36)))
      ((\Dqs\)(DQS(d_13_13)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U40 0 508 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_63_60)))
      ((\Dqs\)(DQS(d_16_16)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U41 0 524 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_11_8)))
      ((\Dqs\)(DQS(d_1_1)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U42 0 540 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_11_8)))
      ((\Dqs\)(DQS(d_1_1)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U43 0 556 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_15_12)))
      ((\Dqs\)(DQS(d_10_10)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U44 0 572 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_15_12)))
      ((\Dqs\)(DQS(d_10_10)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U45 0 588 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(CB(d_3_0)))
      ((\Dqs\)(DQS(d_8_8)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U46 0 604 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(CB(d_3_0)))
      ((\Dqs\)(DQS(d_8_8)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U47 0 620 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_19_16)))
      ((\Dqs\)(DQS(d_2_2)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U48 0 636 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_19_16)))
      ((\Dqs\)(DQS(d_2_2)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U49 0 652 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_23_20)))
      ((\Dqs\)(DQS(d_11_11)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U50 0 668 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_23_20)))
      ((\Dqs\)(DQS(d_11_11)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U51 0 684 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_27_24)))
      ((\Dqs\)(DQS(d_3_3)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U52 0 700 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_27_24)))
      ((\Dqs\)(DQS(d_3_3)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U53 0 716 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(1)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(1)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_31_28)))
      ((\Dqs\)(DQS(d_12_12)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_instantiation U54 0 732 (_component mt46v128m4fn_5b )
    (_port
      ((\Addr\)(Ai(d_12_0)))
      ((\Ba\)(BAi))
      ((\Cas_n\)(CASi_N))
      ((\Cke\)(CKEi(0)))
      ((\Clk\)(CLK))
      ((\Clk_n\)(CLK_N))
      ((\Cs_n\)(Si_N(0)))
      ((\Dm\)(DM(d_0_0)))
      ((\Ras_n\)(RASi_N))
      ((\We_n\)(WEi_N))
      ((\Dq\)(DQ(d_31_28)))
      ((\Dqs\)(DQS(d_12_12)))
    )
    (_use (_entity . mt46v128m4fn_5b)
      (_generic
        ((tCK)((d 4617315517961601024)))
        ((tDQSQ)((d 4600877379321698714)))
        ((tMRD)((d 4621819117588971520)))
        ((tRAP)((d 4624633867356078080)))
        ((tRAS)((d 4630826316843712512)))
        ((tRC)((d 4632937379169042432)))
        ((tRFC)((d 4634626229029306368)))
        ((tRCD)((d 4624633867356078080)))
        ((tRP)((d 4624633867356078080)))
        ((tRRD)((d 4621819117588971520)))
        ((tWR)((d 4624633867356078080)))
        ((ADDR_BITS)((i 13)))
        ((DQ_BITS)((i 4)))
        ((DQS_BITS)((i 1)))
        ((DM_BITS)((i 1)))
        ((COL_BITS)((i 12)))
        ((part_mem_bits)((i 15)))
        ((no_halt)((i 1)))
        ((Debug)((i 0)))
      )
      (_port
        ((Dq)(\Dq\))
        ((Dqs)(\Dqs\))
        ((Addr)(\Addr\))
        ((Ba)(\Ba\))
        ((Clk)(\Clk\))
        ((Clk_n)(\Clk_n\))
        ((Cke)(\Cke\))
        ((Cs_n)(\Cs_n\))
        ((Ras_n)(\Ras_n\))
        ((Cas_n)(\Cas_n\))
        ((We_n)(\We_n\))
        ((Dm)(\Dm\))
      )
    )
  )
  (_object
    (_port (_internal CAS_N ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal CLK_N ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RAS_N ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal RESET_N ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal WE_N ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{12~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_port (_internal A ~std_logic_vector{12~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal BA ~std_logic_vector{1~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CKE ~std_logic_vector{1~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S_N ~std_logic_vector{1~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CB ~std_logic_vector{7~downto~0}~12 0 37 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal DQ ~std_logic_vector{63~downto~0}~12 0 38 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{17~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 0))))))
    (_port (_internal DQS ~std_logic_vector{17~downto~0}~12 0 39 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1310 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1312 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~1316 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1320 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 124 (_architecture ((i 2)))))
    (_signal (_internal CASi_N ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal RASi_N ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal WEi_N ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{12~downto~0}~1324 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal Ai ~std_logic_vector{12~downto~0}~1324 0 132 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal BAi ~std_logic_vector{1~downto~0}~1326 0 133 (_architecture (_uni ))))
    (_signal (_internal CKEi ~std_logic_vector{1~downto~0}~1326 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_signal (_internal DM ~std_logic_vector{0~downto~0}~13 0 135 (_architecture (_uni ))))
    (_signal (_internal Si_N ~std_logic_vector{1~downto~0}~1326 0 136 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{35~downto~32}~13 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 32))))))
    (_type (_internal ~std_logic_vector{17{4~downto~4}~13 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 4))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1327 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1328 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{43~downto~40}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 40))))))
    (_type (_internal ~std_logic_vector{17{5~downto~5}~13 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 5))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1329 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1330 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{43~downto~40}~1331 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 43)(i 40))))))
    (_type (_internal ~std_logic_vector{17{5~downto~5}~1332 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 5))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1333 0 192 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1334 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{47~downto~44}~13 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 44))))))
    (_type (_internal ~std_logic_vector{17{14~downto~14}~13 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 14))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1335 0 208 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1336 0 215 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{47~downto~44}~1337 0 216 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 47)(i 44))))))
    (_type (_internal ~std_logic_vector{17{14~downto~14}~1338 0 217 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 14))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1339 0 254 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1340 0 261 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 262 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{17{17~downto~17}~13 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 17))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1341 0 270 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1342 0 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~13 0 278 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{17{0~downto~0}~13 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1343 0 286 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1344 0 293 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{35~downto~32}~1345 0 294 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 35)(i 32))))))
    (_type (_internal ~std_logic_vector{17{4~downto~4}~1346 0 295 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 4))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1347 0 302 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1348 0 309 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{3~downto~0}~1349 0 310 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{17{0~downto~0}~1350 0 311 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1351 0 318 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1352 0 325 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{7~downto~4}~13 0 326 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{17{9~downto~9}~13 0 327 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 9))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1353 0 334 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1354 0 341 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1355 0 342 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{17{17~downto~17}~1356 0 343 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 17))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1357 0 350 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1358 0 357 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{51~downto~48}~13 0 358 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 51)(i 48))))))
    (_type (_internal ~std_logic_vector{17{6~downto~6}~13 0 359 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 6))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1359 0 366 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1360 0 373 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{39~downto~36}~13 0 374 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 36))))))
    (_type (_internal ~std_logic_vector{17{13~downto~13}~13 0 375 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 13))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1361 0 382 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1362 0 389 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{51~downto~48}~1363 0 390 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 51)(i 48))))))
    (_type (_internal ~std_logic_vector{17{6~downto~6}~1364 0 391 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 6))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1365 0 398 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1366 0 405 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{55~downto~52}~13 0 406 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 55)(i 52))))))
    (_type (_internal ~std_logic_vector{17{15~downto~15}~13 0 407 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 15))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1367 0 414 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1368 0 421 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{55~downto~52}~1369 0 422 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 55)(i 52))))))
    (_type (_internal ~std_logic_vector{17{15~downto~15}~1370 0 423 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 15))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1371 0 430 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1372 0 437 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{7~downto~4}~1373 0 438 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{17{9~downto~9}~1374 0 439 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 9))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1375 0 446 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1376 0 453 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{59~downto~56}~13 0 454 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 59)(i 56))))))
    (_type (_internal ~std_logic_vector{17{7~downto~7}~13 0 455 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 7))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1377 0 462 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1378 0 469 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{59~downto~56}~1379 0 470 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 59)(i 56))))))
    (_type (_internal ~std_logic_vector{17{7~downto~7}~1380 0 471 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 7))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1381 0 478 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1382 0 485 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~60}~13 0 486 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 60))))))
    (_type (_internal ~std_logic_vector{17{16~downto~16}~13 0 487 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 16))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1383 0 494 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1384 0 501 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{39~downto~36}~1385 0 502 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 39)(i 36))))))
    (_type (_internal ~std_logic_vector{17{13~downto~13}~1386 0 503 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 13))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1387 0 510 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1388 0 517 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{63~downto~60}~1389 0 518 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 60))))))
    (_type (_internal ~std_logic_vector{17{16~downto~16}~1390 0 519 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 16))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1391 0 526 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1392 0 533 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{11~downto~8}~13 0 534 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{17{1~downto~1}~13 0 535 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 1))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1393 0 542 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1394 0 549 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{11~downto~8}~1395 0 550 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~std_logic_vector{17{1~downto~1}~1396 0 551 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 1))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1397 0 558 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~1398 0 565 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~12}~13 0 566 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{17{10~downto~10}~13 0 567 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 10))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~1399 0 574 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13100 0 581 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{15~downto~12}~13101 0 582 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_logic_vector{17{10~downto~10}~13102 0 583 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 10))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13103 0 590 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13104 0 597 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 598 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{17{8~downto~8}~13 0 599 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 8))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13105 0 606 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13106 0 613 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13107 0 614 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{17{8~downto~8}~13108 0 615 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 8))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13109 0 622 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13110 0 629 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{19~downto~16}~13 0 630 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 16))))))
    (_type (_internal ~std_logic_vector{17{2~downto~2}~13 0 631 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 2))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13111 0 638 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13112 0 645 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{19~downto~16}~13113 0 646 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 16))))))
    (_type (_internal ~std_logic_vector{17{2~downto~2}~13114 0 647 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 2))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13115 0 654 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13116 0 661 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{23~downto~20}~13 0 662 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 20))))))
    (_type (_internal ~std_logic_vector{17{11~downto~11}~13 0 663 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 11))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13117 0 670 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13118 0 677 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{23~downto~20}~13119 0 678 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 20))))))
    (_type (_internal ~std_logic_vector{17{11~downto~11}~13120 0 679 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 11))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13121 0 686 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13122 0 693 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{27~downto~24}~13 0 694 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 24))))))
    (_type (_internal ~std_logic_vector{17{3~downto~3}~13 0 695 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 3))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13123 0 702 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13124 0 709 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{27~downto~24}~13125 0 710 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 24))))))
    (_type (_internal ~std_logic_vector{17{3~downto~3}~13126 0 711 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 3))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13127 0 718 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13128 0 725 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~28}~13 0 726 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{17{12~downto~12}~13 0 727 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 12))))))
    (_type (_internal ~std_logic_vector{12{12~downto~0}~13129 0 734 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~downto~0}~13130 0 741 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 0)(i 0))))))
    (_type (_internal ~std_logic_vector{63{31~downto~28}~13131 0 742 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 28))))))
    (_type (_internal ~std_logic_vector{17{12~downto~12}~13132 0 743 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 12))))))
    (_process
      (line__751(_architecture 0 0 751 (_assignment (_simple)(_target(14)))))
      (line__752(_architecture 1 0 752 (_assignment (_simple)(_alias((DM(0))(GND)))(_target(20(0)))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
    (_type (_external ~extddr_dimm_v.ddr_define.t_DIMM_CMD (. ddr_define t_DIMM_CMD)))
  )
  (_model . SIM 6 -1
  )
)
