{"&cites=18108677344549206666&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"The universal computer: The road from Leibniz to Turing","url":"https://books.google.com/books?hl=en&lr=&id=2GJODwAAQBAJ&oi=fnd&pg=PT6&ots=hpZjmMFs70&sig=W_8_P69hxfhiBLwD06IDF1DxF5k","authors":["M Davis"],"year":2018,"numCitations":430,"citationUrl":"http://scholar.google.com/scholar?cites=3829746620673246630&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:pkX7uEL-JTUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3829746620673246630&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com","p":1,"exp":1596876795820},{"title":"Handbook of signal processing systems","url":"https://books.google.com/books?hl=en&lr=&id=soJyDwAAQBAJ&oi=fnd&pg=PR7&ots=i1pHiHqd-T&sig=EZrkYagQTWMOrH6GgCANg84KQwQ","authors":["SS Bhattacharyya","SS Bhattacharyya EF Deprettere","SS Bhattacharyya EF Deprettere R Leupers","SS Bhattacharyya EF Deprettere R Leupers J Takala"],"year":2018,"numCitations":176,"pdf":"https://users.elis.ugent.be/~brdsutte/research/publications/2019HSPSdesutter.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10005296849240079495&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:hzxKW3n02YoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10005296849240079495&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"High-performance embedded computing: architectures, applications, and methodologies","url":"https://books.google.com/books?hl=en&lr=&id=OG0qS8UeN0QC&oi=fnd&pg=PP1&ots=Tx0WCpuRZK&sig=_Z_YdneJKGpBzMBU0fM0CXkbuno","authors":["W Wolf"],"year":2010,"numCitations":166,"citationUrl":"http://scholar.google.com/scholar?cites=16469154110251931481&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:WRe77GcwjuQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16469154110251931481&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"ρ-VEX: A reconfigurable and extensible softcore VLIW processor","url":"https://ieeexplore.ieee.org/abstract/document/4762420/","authors":["S Wong","S Wong T Van As","S Wong T Van As G Brown"],"year":2008,"numCitations":117,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.360.4056&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=5509474927382744618&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Ks6RiUGWdUwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5509474927382744618&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Towards a time-predictable dual-issue microprocessor: The Patmos approach","url":"https://hal.inria.fr/inria-00585320/","authors":["M Schoeberl","M Schoeberl P Schleuniger","M Schoeberl P Schleuniger W Puffitsch","M Schoeberl P Schleuniger W Puffitsch F Brandner…"],"year":2011,"numCitations":115,"pdf":"https://hal.inria.fr/inria-00585320/document","citationUrl":"http://scholar.google.com/scholar?cites=4314247793613280606&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:XhVVq4JJ3zsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4314247793613280606&hl=en&as_sdt=2005&sciodt=0,5","publication":"hal.inria.fr"},{"title":"Embedded DSP processor design: Application specific instruction set processors","url":"https://books.google.com/books?hl=en&lr=&id=aBOC6zDGHy8C&oi=fnd&pg=PP1&ots=fWh4cxH6zM&sig=31wWEkxVtlAg_k5MVPR1yl6VD5c","authors":["D Liu"],"year":2008,"numCitations":99,"citationUrl":"http://scholar.google.com/scholar?cites=5075795765459014754&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:YtSdIFvZcEYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5075795765459014754&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Real-Time Digital Signal Processing from MATLAB® to C with the TMS320C6x DSPs","url":"https://books.google.com/books?hl=en&lr=&id=LyZyzdiJS9sC&oi=fnd&pg=PP1&ots=qasij_tzG1&sig=uQdRbYNCwEiNzCARC3RSi00Fnpc","authors":["TB Welch","TB Welch CHG Wright","TB Welch CHG Wright MG Morrow"],"year":2011,"numCitations":83,"citationUrl":"http://scholar.google.com/scholar?cites=2056916655666489981&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:feqV4cyiixwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2056916655666489981&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Coarse-grained reconfigurable array architectures","url":"https://link.springer.com/chapter/10.1007/978-3-319-91734-4_12","authors":["B De Sutter","B De Sutter P Raghavan","B De Sutter P Raghavan A Lambrechts"],"year":2019,"numCitations":82,"pdf":"https://biblio.ugent.be/publication/1153474/file/1153493","citationUrl":"http://scholar.google.com/scholar?cites=4244482303765808943&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:L4dkwypu5zoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4244482303765808943&hl=en&as_sdt=2005&sciodt=0,5","publication":"Springer"},{"title":"Compilation techniques for reconfigurable architectures","url":"https://books.google.com/books?hl=en&lr=&id=4xwWNCiF9CgC&oi=fnd&pg=PR3&ots=pkHXbcQWKN&sig=MQApLcbWcYp2VZfQFk1wUHmVAS4","authors":["JMP Cardoso","JMP Cardoso PC Diniz"],"year":2011,"numCitations":67,"citationUrl":"http://scholar.google.com/scholar?cites=3996861175085619729&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:EVqH_Q-0dzcJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3996861175085619729&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com"},{"title":"Architectures and execution models for hardware/software compilation and their system-level realization","url":"https://ieeexplore.ieee.org/abstract/document/5374369/","authors":["H Lange","H Lange A Koch"],"year":2010,"numCitations":49,"citationUrl":"http://scholar.google.com/scholar?cites=16089206616048084590&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:biZpSyxYSN8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16089206616048084590&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}