do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 01:19:44 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
quit -sim
# End time: 01:22:56 on Apr 20,2023, Elapsed time: 0:03:12
# Errors: 0, Warnings: 1
do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 01:23:18 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
quit -sim
# End time: 01:24:14 on Apr 20,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
# Compile of generic_reg.vhd was successful.
do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 01:25:16 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
quit -sim
# End time: 01:26:45 on Apr 20,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# Compile of generic_reg.vhd was successful.
do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 01:26:50 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (15 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /generic_reg/line__19 File: C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Registers/generic_reg.vhd
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_generic_reg.txt PAUSED at line 1
# Compile of generic_reg.vhd was successful.
do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 01:26:50 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
quit -sim
# End time: 01:29:25 on Apr 20,2023, Elapsed time: 0:02:35
# Errors: 1, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# 3 compiles, 0 failed with no errors.
