$date
	Thu Oct  6 10:06:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 4 $ w [3:0] $end
$scope module q1 $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 4 % w [3:0] $end
$var wire 1 & f2 $end
$var wire 1 ' f1 $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 1 " s $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$var reg 1 ' f $end
$upscope $end
$scope module stage1 $end
$var wire 1 " s $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var reg 1 & f $end
$upscope $end
$scope module stage2 $end
$var wire 1 # s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
1)
1(
1'
0&
b11 %
b11 $
0#
0"
1!
$end
#10
0!
1#
#20
1!
0#
1"
#30
0!
1#
#40
0'
0(
0!
0&
1+
0#
0"
b1010 $
b1010 %
#50
1#
#60
1'
1!
1&
0#
1"
#70
1#
#80
