{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1659185300276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1659185300276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 14:48:20 2022 " "Processing started: Sat Jul 30 14:48:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1659185300276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1659185300276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servo -c Servo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servo -c Servo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1659185300276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1659185300635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_mux " "Found entity 1: servo_mux" {  } { { "servo_mux.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/servo_mux.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Servo_2.v(64) " "Verilog HDL information at Servo_2.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "Servo_2.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1659185300712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_2.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_2 " "Found entity 1: Servo_2" {  } { { "Servo_2.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(4) " "Verilog HDL information at counter.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/counter.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1659185300715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7SEG " "Found entity 1: Decoder_7SEG" {  } { { "Decoder_7SEG.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Decoder_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185300724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185300724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Servo_2 " "Elaborating entity \"Servo_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1659185300857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:u0 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:u0\"" {  } { { "Servo_2.v" "u0" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1659185300887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u1 " "Elaborating entity \"counter\" for hierarchy \"counter:u1\"" {  } { { "Servo_2.v" "u1" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1659185300890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_mux servo_mux:u2 " "Elaborating entity \"servo_mux\" for hierarchy \"servo_mux:u2\"" {  } { { "Servo_2.v" "u2" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1659185300892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:u6 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:u6\"" {  } { { "Servo_2.v" "u6" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1659185300894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(13) " "Verilog HDL assignment warning at bin2bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/bin2bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1659185300895 "|Servo_2|bin2bcd:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(19) " "Verilog HDL assignment warning at bin2bcd.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/bin2bcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1659185300895 "|Servo_2|bin2bcd:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(21) " "Verilog HDL assignment warning at bin2bcd.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/bin2bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1659185300895 "|Servo_2|bin2bcd:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_7SEG Decoder_7SEG:u3 " "Elaborating entity \"Decoder_7SEG\" for hierarchy \"Decoder_7SEG:u3\"" {  } { { "Servo_2.v" "u3" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo_2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1659185300896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3t14 " "Found entity 1: altsyncram_3t14" {  } { { "db/altsyncram_3t14.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/altsyncram_3t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/mux_hrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6fi " "Found entity 1: cntr_6fi" {  } { { "db/cntr_6fi.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cntr_6fi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n3j " "Found entity 1: cntr_n3j" {  } { { "db/cntr_n3j.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cntr_n3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3fi " "Found entity 1: cntr_3fi" {  } { { "db/cntr_3fi.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cntr_3fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1659185302545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1659185302545 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1659185302604 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1 1659185302715 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1 1659185302715 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1659185302715 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1659185302715 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "" 0 -1 1659185302715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo.map.smsg " "Generated suppressed messages file D:/MASTER_2021/ADVANCED_VLSI/Verilog_Programs/Quartus_projects/SERVO/Servo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1659185302829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1659185302856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 14:48:22 2022 " "Processing ended: Sat Jul 30 14:48:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1659185302856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1659185302856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1659185302856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1659185302856 ""}
