
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                       05_clock_opt_post_cts                              **
#**                               Post CTS                                   **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                    05_clock_opt_post_cts.tcl                          "
                    05_clock_opt_post_cts.tcl                          
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "05_clock_opt_post_cts"
05_clock_opt_post_cts
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_19:34:34
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_05_clock_opt_post_cts
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_04_clock_opt_cts -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_05_clock_opt_post_cts ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_05_clock_opt_post_cts' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_05_clock_opt_post_cts.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_05_clock_opt_post_cts}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
Information: Removed design funccts_wst_cts_fin.CEL. (MWUI-068)
1
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_05_clock_opt_post_cts" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
if { $CLOCK_OPT_PSYN_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all

	## Read scenario file
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE

	source $ICC_MCMM_SCENARIOS_FILE
} else {
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE
}
set_active_scenario $CLOCK_OPT_PSYN_SCN
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: No driver connected with the Power net 'VDDT'. (MWDC-284)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is funccts_wst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: Scenario func1_wst is now active. (UID-1023)
Information: Scenario func1_bst is now active. (UID-1023)
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
#******************************************************************************
# Note Checklist prior to CTS
# 1. Placement must be finished clearly.
# 2. Verify P/G nets are prerouted properly.
# 3. Verify Congestion value. Congestion value must be lower than 4.
# 4. After placement, the ideal situaltion is that there is no timing violation.
# If it has, it may be okay, but not recommend.
# 5. Check your high fan out nets (hfn)
#******************************************************************************
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_clock_opt_post_cts_env.tcl
***********************************************************************
                                                                       
                 common_clock_opt_post_cts_env.tcl                     
                                                                       
***********************************************************************
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)
Current design is 'khu_sensor_pad'.
Current scenario is: func1_bst
Current design is 'khu_sensor_pad'.
Current design is 'khu_sensor_pad'.
1
# Remove ideal clock and propagate clock
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Remove ideal clock and propagate clock
	set_app_var enable_recovery_removal_arcs true
	# CRPR Clock Reconvergence Pessimism Removal
	# In post-layout STA, clock reconvergence pessimism resulting
	# from crosstalk delta delay is removed only if precisely the same clock
	# edge drives both the launch and capture devices. (hold check)
	# Setuput check which has 1 or more clock cycle will be done without
	# CRPR induced by x-talk
	set_app_var timing_remove_clock_reconvergence_pessimism true

	## Propagate Clocks
	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
Current scenario is: func1_bst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28562/29412 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.60 seconds
EKL_MT: elapsed time 2 seconds
Warning: Net 'khu_sensor_top/ads1292_controller/N79' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N116' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n131' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/uart_controller/N21' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n598' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n1291' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/add/n1041' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n884' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n871' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n815' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n350' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n384' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n951' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n694' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n140' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n914' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n77' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Improved congestion analysis by using Global Route info
if { $GL_BASED_PLACE } {
	set placer_enable_enhanced_router true
	set placer_enable_high_effort_congestion true
} else {
	set placer_enable_enhanced_router false
	set placer_enable_high_effort_congestion false
}
true
# Post CTS Optimization
if { $LEAKAGE_POWER_POST_CTS } {
	clock_opt -no_clock_route -only_psyn -area_recovery -power
} else {
	clock_opt -no_clock_route -only_psyn -area_recovery
}
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)
Warning: No power optimization is performed because the leakage power optimization is not enabled for any active scenarios. (PWR-809)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)

  Scenario: func1_wst   WNS: 6.48  TNS: 837.22  Number of Violating Paths: 365
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 6.48  TNS: 837.22  Number of Violating Paths: 365

  Nets with DRC Violations: 33
  Total moveable cell area: 98007.0
  Total fixed cell area: 308581.1
  Total physical cell area: 406588.2
  Core area: (182410 182410 1217410 1216010)


                  Incremental high fanout optimization starts
================================================================

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Scenario: func1_wst   WNS: 6.48  TNS: 837.22  Number of Violating Paths: 365
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 6.48  TNS: 837.22  Number of Violating Paths: 365

  Nets with DRC Violations: 33
  Total moveable cell area: 98007.0
  Total fixed cell area: 308581.1
  Total physical cell area: 406588.2
  Core area: (182410 182410 1217410 1216010)



  Scenario: func1_wst  (Hold)  WNS: 1.27  TNS: 131.61  Number of Violating Paths: 1025
  Scenario: func1_bst  (Hold)  WNS: 0.63  TNS: 54.30  Number of Violating Paths: 952
  Design (Hold)  WNS: 1.27  TNS: 131.96  Number of Violating Paths: 1058

  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:22  100492.2      6.48     967.3    2348.3                             -185.91  
    0:00:24  100543.4      6.48     961.7    2348.2 ADS1292_START               -185.91 #
    0:00:24  100654.7      5.24     828.7    2348.5 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:00:25  100807.0      4.73     764.9    2348.5 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:00:26  101021.4      4.39     679.6    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:00:27  101230.4      4.27     654.7    2348.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:00:28  101424.3      4.20     645.6    2348.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:00:29  101643.8      4.10     620.1    2348.5 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:30  101780.5      4.02     609.3    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:00:31  101945.0      3.96     590.9    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:32  102130.2      3.91     579.7    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:00:32  102276.2      3.88     566.9    2348.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:00:33  102448.3      3.85     561.0    2348.8 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:00:34  102640.6      3.82     546.8    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:34  102831.4      3.79     543.4    2348.7 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:00:35  103054.7      3.73     529.8    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:36  103201.0      3.67     518.2    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:00:37  103327.0      3.64     506.6    2348.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:00:37  103470.4      3.59     495.3    2348.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:00:38  103704.6      3.56     484.8    2348.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:00:39  103836.8      3.53     475.7    2348.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:00:39  104043.5      3.50     464.3    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:00:40  104263.4      3.44     452.0    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:00:41  104481.9      3.33     425.7    2348.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:00:41  104672.3      3.24     410.6    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:42  104867.8      3.16     388.0    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:00:43  105036.5      3.11     374.4    2348.8 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:00:45  105178.2      3.08     369.9    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:46  105342.4      3.04     357.5    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:47  105482.9      3.00     351.2    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:47  105718.7      2.96     343.1    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:48  105904.0      2.93     330.5    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:00:49  106110.4      2.86     315.9    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:00:50  106250.2      2.81     302.2    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:00:51  106449.0      2.74     295.4    2348.8 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:00:51  106650.9      2.68     280.8    2348.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:52  106805.4      2.62     267.7    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:53  107071.4      2.57     259.2    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:00:54  107206.1      2.51     254.2    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:00:55  107422.4      2.44     239.2    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:00:56  107610.2      2.39     230.5    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:00:57  107827.2      2.35     222.6    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:00:57  108062.4      2.26     209.2    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:00:58  108249.6      2.23     201.3    2348.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:00:59  108478.7      2.17     194.3    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:00  108633.6      2.14     189.3    2348.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:01  108837.4      2.05     174.5    2348.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:02  109068.5      1.93     164.3    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:03  109250.9      1.86     154.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:04  109479.0      1.82     144.1    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:05  109719.4      1.73     136.0    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:05  110017.6      1.68     128.6    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:06  110225.6      1.64     123.7    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:07  110349.8      1.61     121.7    2348.5 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:01:08  110519.4      1.56     117.4    2348.5 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:09  110783.4      1.53     114.8    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:09  110973.1      1.51     111.4    2348.5 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:01:10  111140.5      1.48     106.8    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:11  111309.8      1.45     105.6    2348.5 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:12  111468.5      1.43     104.0    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:12  111672.6      1.40     101.7    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:13  111853.4      1.37      99.4    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:14  111976.6      1.35      98.1    2348.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:15  112068.2      1.33      95.6    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:15  112296.0      1.30      92.5    2348.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:16  112378.6      1.30      90.2    2348.5 khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E   -185.91 #
    0:01:16  112476.2      1.30      89.0    2348.5 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:17  112633.6      1.27      87.2    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:18  112780.5      1.25      86.1    2348.5 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:19  112881.0      1.24      83.6    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:20  113054.1      1.22      81.2    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:20  113129.9      1.21      80.0    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:21  113192.0      1.20      79.4    2348.6 khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E   -185.91 #
    0:01:21  113213.1      1.20      79.2    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:22  113318.1      1.19      78.3    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:23  113370.6      1.19      77.8    2348.6 khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E   -185.91 #
    0:01:23  113380.8      1.19      77.8    2348.6 MPR121_SCL                  -185.91 #
    0:01:24  113396.5      1.19      77.6    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:24  113413.8      1.18      77.1    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:25  113452.2      1.18      76.6    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:25  113477.4      1.17      75.8    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:26  113503.4      1.17      75.6    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:26  113530.9      1.16      74.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:27  113592.6      1.16      74.7    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:27  113640.0      1.15      74.5    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:28  113699.8      1.15      74.2    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:28  113755.8      1.15      73.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:29  113809.0      1.14      73.6    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:29  113815.0      1.14      73.4    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:30  113862.4      1.14      73.0    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:30  113901.8      1.13      72.3    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:31  113919.4      1.13      72.2    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:31  113992.3      1.12      71.7    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:32  114017.3      1.12      71.6    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:32  114057.0      1.12      71.3    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:32  114127.7      1.11      71.0    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:33  114175.0      1.11      70.4    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:33  114232.0      1.11      70.1    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:34  114305.6      1.10      69.9    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:34  114322.2      1.10      69.7    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:34  114388.2      1.09      69.4    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:35  114425.0      1.09      69.1    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:35  114441.3      1.09      69.0    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:36  114571.5      1.08      68.1    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:36  114657.6      1.08      67.2    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/product_reg_49_/D   -185.91 #
    0:01:37  114708.8      1.08      66.7    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:37  114752.0      1.07      66.4    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:38  114816.0      1.07      65.6    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:38  114858.6      1.06      65.4    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -185.91 #
    0:01:38  114892.8      1.06      65.4    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:39  114939.5      1.06      65.0    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:39  115020.8      1.05      64.8    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:40  115080.6      1.05      64.5    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:40  115105.9      1.05      64.2    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:41  115225.0      1.04      63.8    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:41  115280.0      1.04      63.3    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/product_reg_49_/D   -185.91 #
    0:01:42  115317.1      1.03      62.7    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:42  115347.2      1.03      62.4    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:42  115443.8      1.03      62.0    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:43  115463.0      1.02      61.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:43  115529.9      1.02      61.7    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:44  115552.3      1.02      61.3    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:44  115639.7      1.01      60.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:01:45  115673.6      1.01      60.7    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:45  115683.5      1.01      60.6    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:46  115693.1      1.01      60.5    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_3/product_reg_49_/D   -185.91 #
    0:01:46  115714.2      1.00      60.2    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:46  115734.1      1.00      60.0    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:47  115771.8      1.00      59.8    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:47  115811.2      0.99      59.5    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -185.91 #
    0:01:48  115855.4      0.99      59.1    2348.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -185.91 #
    0:01:48  115885.8      0.99      58.9    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -185.91 #
    0:01:48  115887.0      0.99      58.9    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:49  115901.4      0.99      58.7    2348.6 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -185.91 #
    0:01:49  115915.5      0.99      58.7    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:49  115975.0      0.98      58.4    2348.6 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -185.91 #
    0:01:50  115987.2      0.98      58.3    2348.6 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -185.91 #
    0:01:51  115989.4      0.98      58.3    2347.1                             -185.91 #


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:51  115989.4      0.98      58.3    2347.1                             -185.91 #
    0:01:54  116292.2      0.98      58.3    2343.4 khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_0_/D   -182.25 #
    0:01:55  116864.3      0.98      58.3    2343.4 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_0_/D   -171.89 #
    0:01:57  117436.8      0.98      58.3    2343.4 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_94_/D   -162.92 #
    0:01:59  117996.5      0.98      58.3    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/z_m_reg_9_/D   -156.81 #
    0:02:01  118584.0      0.98      58.3    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_27_/D   -150.07 #
    0:02:03  119111.7      0.98      58.3    2343.4 khu_sensor_top/ads1292_controller/r_ads_command_reg_5_/D   -143.98 #
    0:02:05  119361.6      0.98      58.3    2343.4 khu_sensor_top/ads1292_controller/r_idle_mode_reg/D   -140.60 #
    0:02:07  119638.1      0.98      58.3    2343.4 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_6_/D   -137.18 #
    0:02:09  119816.6      0.98      58.3    2343.4 khu_sensor_top/ads1292_controller/r_ads_data_in_reg_6_/D   -134.95 #
    0:02:11  119952.0      0.98      58.3    2343.4 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_1_/D   -133.12 #
    0:02:12  120076.2      0.98      58.3    2343.4                             -131.52 #


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:12  120076.2      0.98      58.3    2343.4                             -131.52 #
    0:02:13  120186.6      0.97      57.2    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -131.52 #
    0:02:14  120379.8      0.96      56.2    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -131.52 #
    0:02:15  120589.4      0.95      55.5    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -131.52 #
    0:02:15  120751.0      0.94      54.6    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -131.55 #
    0:02:16  120907.8      0.94      53.7    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/product_reg_49_/D   -131.55 #
    0:02:17  121116.2      0.92      52.6    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/product_reg_49_/D   -131.55 #
    0:02:18  121255.7      0.91      52.0    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -131.55 #
    0:02:18  121447.0      0.90      50.9    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:19  121558.4      0.90      50.4    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -131.55 #
    0:02:20  121750.1      0.89      49.7    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -131.55 #
    0:02:21  121982.7      0.88      48.7    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D   -131.55 #
    0:02:21  122077.4      0.87      48.1    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:22  122253.4      0.86      47.5    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:23  122321.6      0.86      47.1    2343.4 MPR121_SDA                  -131.55 #
    0:02:23  122325.1      0.86      47.1    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:24  122361.6      0.85      46.9    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:24  122366.4      0.85      46.9    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -131.55 #
    0:02:24  122371.8      0.85      46.7    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -131.55 #
    0:02:25  122392.0      0.85      46.4    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:25  122469.4      0.84      46.0    2343.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D   -131.55 #
    0:02:26  122493.4      0.83      45.7    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -131.55 #
    0:02:26  122517.8      0.83      45.4    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #
    0:02:27  122536.3      0.83      45.3    2343.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -131.55 #
    0:02:27  122560.6      0.82      45.1    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -131.55 #
    0:02:28  122613.4      0.82      44.4    2343.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -131.55 #
    0:02:28  122669.1      0.82      44.1    2343.4 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D   -131.55 #
    0:02:28  122735.4      0.81      43.6    2343.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_49_/D   -131.55 #
    0:02:30  122812.2      0.81      43.2    2343.4 khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_4   -131.55 #
    0:02:30  122812.2      0.81      43.2    2343.4 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.55 #


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:31  122812.2      0.81      43.2    2343.4                             -131.55 #
    0:02:31  122812.2      0.81      43.2    2343.4                             -131.55 #
    0:02:40  122205.4      0.81      43.1    2343.4                             -131.55 #
    0:02:41  122205.4      0.81      43.1    2343.4                             -131.55 #
    0:02:41  122223.0      0.81      43.0    2343.5                             -131.55 #
    0:02:41  122223.0      0.81      43.0    2343.5                             -131.55 #
    0:02:41  122223.0      0.81      43.0    2343.5                             -131.55 #
    0:02:49  120910.7      0.81      42.5    2343.5                             -131.55 #
    0:02:49  120910.7      0.81      42.5    2343.5                             -131.55 #
    0:02:49  120903.4      0.81      42.6    2343.5                             -131.55 #
    0:02:49  120903.4      0.81      42.6    2343.5                             -131.55 #
    0:02:49  120912.3      0.81      42.5    2343.5                             -131.57 #
    0:02:49  120912.3      0.81      42.5    2343.5                             -131.57 #
    0:02:49  120912.3      0.81      42.5    2343.5                             -131.57 #
    0:02:57  120853.1      0.81      42.5    2343.5                             -131.57 #
    0:02:57  120853.1      0.81      42.5    2343.5                             -131.57 #
    0:02:57  120853.1      0.81      42.5    2343.5                             -131.57 #
    0:02:57  120898.2      0.81      41.5    2031.3                             -131.57 #
    0:02:58  120954.6      0.79      41.0    2031.3                             -131.55 #
    0:02:58  120970.9      0.79      40.8    2031.3                             -131.55 #
    0:02:58  120986.2      0.80      40.7    2031.2                             -131.55 #
    0:02:59  121031.7      0.79      40.3    2031.2                             -131.55 #
    0:02:59  121095.4      0.79      40.0    2031.2                             -131.55 #
    0:03:00  121151.4      0.79      39.6    2031.2                             -131.58 #
    0:03:01  121290.9      0.79      38.7    2031.2                             -131.58 #
    0:03:01  121339.8      0.79      38.4    2031.2                             -131.58 #
    0:03:02  121364.2      0.79      38.0    2031.2                             -131.58 #
    0:03:03  121410.6      0.79      37.6    2031.2                             -131.60 #
    0:03:03  121453.8      0.79      37.3    2031.2                             -131.60 #
    0:03:04  121481.6      0.79      37.0    2031.2                             -131.60 #
    0:03:04  121544.0      0.79      36.5    2031.2                             -131.60 #
    0:03:05  121664.6      0.79      36.2    2031.2                             -131.60 #
    0:03:05  121783.7      0.79      35.8    2031.2                             -131.60 #
    0:03:06  121811.5      0.79      35.5    2031.2                             -131.60 #
    0:03:07  121859.5      0.79      34.6    2031.2                             -131.60 #
    0:03:08  121924.8      0.79      33.9    2031.2                             -131.60 #
    0:03:09  121988.2      0.79      33.3    2031.2                             -131.60 #
    0:03:09  122080.3      0.79      32.5    2031.2                             -131.60 #
    0:03:10  122154.9      0.79      32.1    2031.2                             -131.60 #
    0:03:11  122217.0      0.79      31.9    2031.2                             -131.60 #
    0:03:11  122249.3      0.79      31.7    2031.2                             -131.60 #
    0:03:12  122342.7      0.79      31.5    2031.2                             -131.60 #
    0:03:13  122478.7      0.79      31.1    2031.2                             -131.60 #
    0:03:14  122545.3      0.79      31.0    2031.2                             -131.60 #
    0:03:14  122639.0      0.79      30.5    2031.2                             -131.60 #
    0:03:15  122711.4      0.79      30.3    2031.2                             -131.60 #
    0:03:16  122803.5      0.79      29.8    2031.2                             -131.61 #
    0:03:16  122889.6      0.79      29.4    2031.2                             -131.61 #
    0:03:17  122973.1      0.79      29.3    2031.2                             -131.61 #
    0:03:17  123068.5      0.79      29.2    2031.2                             -131.61 #
    0:03:18  123186.2      0.79      28.8    2031.2                             -131.61 #
    0:03:19  123255.7      0.79      28.4    2031.2                             -131.61 #
    0:03:20  123330.9      0.79      28.0    2031.2                             -131.61 #
    0:03:20  123398.1      0.79      27.9    2031.2                             -131.61 #
    0:03:21  123537.3      0.79      27.4    2031.2                             -131.61 #
    0:03:22  123593.0      0.79      27.1    2031.2                             -131.61 #
    0:03:23  123671.4      0.79      26.7    2031.2                             -131.62 #
    0:03:24  123708.8      0.79      26.3    2031.2                             -131.64 #
    0:03:25  123810.2      0.79      26.1    1963.8                             -131.64 #
    0:03:25  123884.5      0.79      25.2    1963.8                             -131.64 #
    0:03:26  123991.0      0.79      25.0    1963.8                             -131.64 #
    0:03:27  124091.5      0.79      24.8    1963.8                             -131.69 #
    0:03:27  124232.0      0.79      24.6    1963.8                             -131.69 #
    0:03:28  124274.6      0.79      24.5    1963.8                             -131.69 #
    0:03:29  124402.2      0.79      24.2    1963.8                             -131.69 #
    0:03:29  124540.8      0.79      23.9    1963.8                             -131.69 #
    0:03:30  124609.9      0.79      23.7    1963.8                             -131.69 #
    0:03:31  124724.8      0.79      23.5    1963.8                             -131.69 #
    0:03:31  124807.0      0.79      23.3    1963.8                             -131.69 #
    0:03:32  124856.0      0.79      22.9    1963.8                             -131.69 #
    0:03:33  124945.6      0.79      22.8    1963.8                             -131.69 #
    0:03:33  125037.8      0.79      22.4    1963.8                             -131.69 #
    0:03:34  125175.4      0.79      22.2    1963.8                             -131.69 #
    0:03:35  125309.4      0.79      22.0    1963.8                             -131.69 #
    0:03:35  125417.9      0.79      21.7    1963.8                             -131.69 #
    0:03:36  125489.0      0.79      21.6    1963.8                             -131.69 #
    0:03:37  125552.0      0.79      21.3    1963.8                             -131.69 #
    0:03:37  125615.4      0.79      21.2    1963.8                             -131.69 #
    0:03:38  125694.4      0.79      20.7    1963.8                             -131.69 #
    0:03:38  125733.1      0.79      20.5    1963.8                             -131.69 #
    0:03:39  125926.4      0.79      19.8    1963.8                             -131.69 #
    0:03:40  125972.5      0.79      19.7    1963.8                             -131.69 #
    0:03:40  126076.5      0.79      19.4    1963.8                             -131.69 #
    0:03:41  126184.0      0.79      19.2    1963.8                             -131.69 #
    0:03:41  126311.4      0.79      19.0    1963.8                             -131.69 #
    0:03:42  126495.4      0.79      18.6    1963.8                             -131.69 #
    0:03:43  126589.8      0.79      18.4    1963.8                             -131.69 #
    0:03:43  126693.4      0.79      18.2    1963.8                             -131.69 #
    0:03:44  126800.6      0.79      18.1    1963.8                             -131.71 #
    0:03:44  126895.7      0.79      17.9    1963.8                             -131.71 #
    0:03:45  126991.0      0.79      17.7    1963.8                             -131.71 #
    0:03:46  127121.3      0.79      17.6    1963.8                             -131.75 #
    0:03:46  127224.6      0.79      17.4    1963.8                             -131.79 #
    0:03:47  127301.1      0.79      16.9    1963.8                             -131.79 #
    0:03:47  127343.4      0.79      16.8    1963.8                             -131.79 #
    0:03:48  127465.9      0.79      16.6    1963.8                             -131.79 #
    0:03:49  127493.1      0.79      16.4    1963.8                             -131.82 #
    0:03:49  127544.0      0.79      16.4    1963.8 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D   -131.82 #
    0:03:51  127545.3      0.79      16.4    1963.8 khu_sensor_top/mpr121_controller/r_i2c_reg_addr_reg_4_/D   -131.82 #
    0:03:52  127572.5      0.79      16.4    1963.8                             -131.82 #


  Beginning Phase 1 Design Rule Fixing  (max_net_length)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:52  127572.5      0.79      16.4    1963.8                             -131.82 #
    0:03:56  127693.1      0.79      16.4    1963.8 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_72_/D   -129.58 #
    0:03:57  127892.8      0.79      16.4    1963.8 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_6_/D   -125.70 #
    0:03:58  128073.0      0.79      16.4    1963.8                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

64%...73%...82%...91%...100% done.
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:39:29 2020
****************************************
Std cell utilization: 11.97%  (400228/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.87%  (392462/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        400228   sites, (non-fixed:392462 fixed:7766)
                      31011    cells, (non-fixed:30510  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       249 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:39:29 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
Legalizing 25815 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.9 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.9 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.9 sec)
Legalization complete (6 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:39:36 2020
****************************************

avg cell displacement:    0.392 um ( 0.25 row height)
max cell displacement:    2.354 um ( 1.47 row height)
std deviation:            0.247 um ( 0.15 row height)
number of cell moved:     25383 cells (out of 30510 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.42  TNS: 4.45  Number of Violating Paths: 27
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 0.42  TNS: 4.45  Number of Violating Paths: 27

  Nets with DRC Violations: 42
  Total moveable cell area: 125587.8
  Total fixed cell area: 308581.1
  Total physical cell area: 434169.0
  Core area: (182410 182410 1217410 1216010)



  Scenario: func1_wst  (Hold)  WNS: 0.11  TNS: 2.34  Number of Violating Paths: 149
  Scenario: func1_bst  (Hold)  WNS: 0.06  TNS: 0.72  Number of Violating Paths: 85
  Design (Hold)  WNS: 0.11  TNS: 2.56  Number of Violating Paths: 176

  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:46  128073.0      0.42       4.5    1140.9                               -3.06  
    0:04:48  128277.8      0.42       3.6    1140.9 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -3.06 #
    0:04:49  128506.9      0.42       3.3    1141.0 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -3.06 #
    0:04:49  128799.0      0.42       3.1    1141.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -3.06 #
    0:04:49  129122.2      0.42       2.9    1141.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -3.06 #
    0:04:50  129120.6      0.42       2.9    1141.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -3.06 #
    0:04:51  129140.8      0.42       2.9    1141.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -3.06 #
    0:04:51  129154.6      0.42       2.9    1141.2 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -3.06 #
    0:04:52  129164.5      0.42       2.8    1141.2 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D     -3.06 #
    0:04:52  129272.6      0.42       2.6    1141.2 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -3.06 #
    0:04:53  129290.9      0.42       2.6    1141.2                               -3.06 #


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:53  129290.9      0.42       2.6    1141.2                               -3.06 #
    0:04:56  129395.2      0.42       2.6    1138.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_29_/D     -2.44 #
    0:04:58  129431.0      0.42       2.6    1138.3                               -2.34 #
    0:04:58  129466.2      0.42       2.3     973.5                               -2.34 #
    0:04:58  129495.4      0.42       2.3     973.5                               -2.34 #
    0:04:58  129545.9      0.42       2.2     973.5                               -2.34 #
    0:04:59  129598.4      0.42       2.1     973.5                               -2.34 #
    0:04:59  129700.5      0.42       2.1     973.5                               -2.34 #
    0:05:00  129751.0      0.42       2.0     973.5                               -2.34 #
    0:05:00  129814.4      0.42       2.0     973.5                               -2.34 #
    0:05:01  129903.0      0.42       2.0     973.5                               -2.34 #
    0:05:01  130074.2      0.42       1.9     973.5                               -2.34 #
    0:05:02  130165.1      0.42       1.8     973.5                               -2.34 #
    0:05:02  130295.4      0.42       1.7     973.5                               -2.34 #
    0:05:03  130346.2      0.42       1.7     973.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -2.34 #
    0:05:03  130400.6      0.42       1.7     973.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -2.34 #
    0:05:04  130400.6      0.42       1.7     973.5 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -2.34 #
    0:05:04  130412.5      0.42       1.6     973.5 khu_sensor_top/ads1292_filter/iir_notch/add_1/sum_reg_27_/D     -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:05  130422.7      0.42       1.6     973.5                               -2.35 #
    0:05:06  130425.3      0.42       1.6     973.5                               -2.35 #


  Beginning Phase 1 Design Rule Fixing  (max_net_length)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:05:06  130425.3      0.42       1.6     973.5                               -2.35 #
    0:05:10  130543.0      0.42       1.6     973.5                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:40:13 2020
****************************************
Std cell utilization: 12.20%  (407947/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 12.10%  (400181/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        407947   sites, (non-fixed:400181 fixed:7766)
                      31233    cells, (non-fixed:30732  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       250 
Avg. std cell width:  3.00 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:40:13 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
Legalizing 421 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:40:16 2020
****************************************

avg cell displacement:    1.326 um ( 0.83 row height)
max cell displacement:    6.400 um ( 4.00 row height)
std deviation:            1.022 um ( 0.64 row height)
number of cell moved:       388 cells (out of 30732 cells)

Largest displacement cells:
  Cell: khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/U611 (ADDFHX4MTR)
    Input location: (325.210 1187.210)
    Legal location: (331.610 1187.210)
    Displacement: 6.400 um, e.g. 4.00 row height.

Total 1 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.42  TNS: 2.10  Number of Violating Paths: 15
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 0.42  TNS: 2.10  Number of Violating Paths: 15

  Nets with DRC Violations: 10
  Total moveable cell area: 128057.9
  Total fixed cell area: 308581.1
  Total physical cell area: 436639.0
  Core area: (182410 182410 1217410 1216010)



  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.07  Number of Violating Paths: 21
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1
  Design (Hold)  WNS: 0.01  TNS: 0.07  Number of Violating Paths: 22
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
clock_opt completed Successfully
1
# TIE cell insertion for io, macros except for memories.
if { $TIECELL_INSERT } {
  connect_tie_cells -objects [get_cells -hier *]     -obj_type cell_inst     -tie_high_lib_cell ${TIEHI_CELL}     -tie_low_lib_cell ${TIELO_CELL}     -max_fanout 5     -max_wirelength 800
}
Warning: max_wirelength 800 exceeds the maximum allowed.  Reducing to half chip size 700. (APL-074)
Warning: Object async_rstn_glitch_synchronizer is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Note - message 'APL-017' limit (1) exceeded.  Remainder will be suppressed.
*********************************
 Thu Nov 19 19:40:35 2020
*********************************

=== Place ECO Design ===

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
    Speed = medium
    Flow Control = 1stCut(auto)
    Flow Control = 2ndCut(auto)
    Location Constraint = seePGrPGsPGpCKrCKsPHx
    Location Constraint = pinAccessUnderM2
    Location Constraint = noShortAtM2M3M4M5M6M7
  Reading netlist information from DB ...
    1003 IO pads and 13 IO pins
    31647 placeable cells
    0 cover cells
    1016 IO cells/pins
    8128 fixed core/macro cells
    1003 flip chip driver cells
    39788 cell instances
    33775 nets
    231 nets have special rules
    231 nets have shielding rules
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    region mode: (opt netlist) free-style
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
    No cell region in data base
    No plan group found in data base
    All region and plan group constraints are ignored
    1329 nets have positive weight
    average positive net weight (>=2) = 2.5
    positive net weight range = [2, 8]
    standard deviation of net weight = 0.87
    0 net(s) treated as CLOCK for clustering
    446 clock nets, 5673 clocked instances (17.93%)
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
.... FC: add guardband ....
  Preprocessing design ...
    splitting rows by natural obstacles ...
        Unit Tile        Demand      Available
             unit      437689       3343050
    calculating design statistics ...
    Auto Set : first cut = vertical
    split into 6479 row segments
    RowArea1 = total row area = 1069776.00 micron^2
    RowArea2 = RowArea1 - macros = 1069776.00 micron^2
    RowArea3 = RowArea2 - fixed standard cells = 1060656.00 micron^2
    RowArea4 = RowArea3 - hard blockages and preroutes = 1060656.00 micron^2
    RowArea5 = RowArea4 - IO pads and FC drivers = 1060656.00 micron^2
    RowArea6 = RowArea5 - soft blockages = 1060656.00 micron^2
    RowArea7 = RowArea6 - misc unusable area = 1060656.00 micron^2
    31647 placeable standard cells in 130940.48 micron^2
    7125 fixed standard cells in 9120.00 micron^2
    8128 nonplaceable cells/macros in 9120.00 micron^2
    1016 IO pads cells/pins in 578690.27 micron^2
    cell/row utilization of array <unit> = 12.35%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    max local area utilization set to be 82.47%
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    Initialization Time: 1 seconds.
    PR summary UTIL CHECKPOINT #3110

Starting ECO Placement ...
    no cell outside core area to be placed
    159 cells overlap in focus area
... design style 2
... number of base array 1 0
... not simple design style
INFO:... use cut rows...
    Constructing block tree ...
        [1][2][3][4][5][6][7][8][9][10]
        Block Tree Time: 0 seconds
Before Overlap Removal:
	horizontal bboxLength = 577542 (micron)
	vertical   bboxLength = 465494 (micron)
	total      bboxLength = 1043036 (micron)
	average length per net = 30.88 (micron)
    176 off-row cell instance(s) for local search ...
    153 instance(s) placed successfully
after local window search:
	horizontal bboxLength = 577542 (micron)
	vertical   bboxLength = 465489 (micron)
	total      bboxLength = 1043031 (micron)
	average length per net = 30.88 (micron)
    Global Placement Time:	0 seconds.

Starting Area-based Overlap Removal ...
    reason: (NoPinUnderPrerouteCheck) 
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 116 down to 0
      placement of 237 cells are changed (164 moved, 100 rotated)
    overlaps removal finished
    Overlap Removal Time:	0 seconds.

Starting Detailed Optimization ...
    319 cell instances are ECO movable
	horizontal bboxLength (wireLength) = 578213 (769003) (micron)
	vertical   bboxLength (wireLength) = 466222 (609557) (micron)
	total      bboxLength (wireLength) = 1044434 (1378561) (micron)
	average length per net = 30.92 (40.82) (micron)
	Weighted Improvement (F) = 6.87
	Weighted Improvement (S-II) = 0.00
	Weighted Improvement (F) = 0.00
	Weighted Improvement (S-II) = 0.00
    Removing std cell overlaps ...
        [0%] [10%] [20%] [30%] [40%] [50%] [60%] [70%] [80%] [90%] [100%]
    cell overlaps dropped from 0 down to 0
	Weighted Improvement (F) = 0.00
	Total Weighted Improvement (F) = 6.87
	Total Weighted Improvement (M) = 0.00
	Total Weighted Improvement (S-I) = 0.00
	Total Weighted Improvement (S-II) = 0.00
	Total Weighted Improvement (all)  = 6.87
    Detailed Placement Time:	0 seconds.

Writing Cell Placement ...
ECO report: Placement of 296 cells in core area are changed
            296 cells moved, 97 cells rotated
            max displaced cell instance = khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/TIELOMTR!U149
            Total movement: manhattan(totalX, totalY) 194(81, 113) (micron)
            Max displacement: manhattan: 3, X: 2, Y: 2.
            Average displacement: (against all cells)0.0, (against moved cells)0.7
            Those cells are hilighted. To unhilight them, 
            please use <Unhilight> button.
    DB Update Time:	0 seconds.

Reporting placement quality ...
	@@@ horizontal bboxLength (wireLength) = 578207 (768996) (micron)
	@@@ vertical   bboxLength (wireLength) = 466222 (609557) (micron)
	@@@ total      bboxLength (wireLength) = 1044428 (1378554) (micron)
	@@@ average length per net = 30.92 (40.82) (micron)
        No placement map created
    Placement Report Time:	0 seconds.

@@@ Total CPU     Time =    0:00:00
@@@ Total Elapsed Time =    0:00:01
@@@ Peak  Memory  Used =    0.00M bytes

=== End of ECO Place ===
Warning: New cell TIELOMTR!U183 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U184 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U205 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U206 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U185 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U186 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U207 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U187 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U188 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U189 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U208 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U209 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U190 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U210 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U191 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U192 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U211 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U193 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U194 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U212 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U195 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U196 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U213 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U197 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIELOMTR!U198 is not connected to Power/Ground nets. (APL-015)
Warning: New cell TIEHIMTR!U214 is not connected to Power/Ground nets. (APL-015)
INFO: 215 Tie-high cells of lib cell TIEHIMTR instantiated
INFO: 199 Tie-low cells of lib cell TIELOMTR instantiated
 connect_tie_cells completed successfully
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net $MW_R_POWER_NET -power_pin  $MW_POWER_PORT
Information: connected 4442 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 4442 ground ports
1
derive_pg_connection -power_net $MW_R_POWER_NET -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Generate global zroute based congestion map
if { $GEN_GL_CONG_MAP } {
	route_zrt_global -congestion_map_only true -effort ultra
}
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2504 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   69  Alloctr   70  Proc    0 
[End of Read DB] Total (MB): Used   76  Alloctr   77  Proc 2504 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  130  Alloctr  131  Proc 2504 
Net statistics:
Total number of nets     = 33775
Number of nets to route  = 33754
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
28140 nets are partially connected,
 of which 0 are detail routed and 28140 are global routed.
291 nets are fully connected,
 of which 13 are detail routed and 278 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  125  Alloctr  136  Proc 2504 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    8  Proc    0 
[End of Build Congestion map] Total (MB): Used  123  Alloctr  145  Proc 2504 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   47  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  123  Alloctr  145  Proc 2504 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  123  Alloctr  145  Proc 2504 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:05 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Initial Routing] Stage (MB): Used   19  Alloctr   13  Proc    0 
[End of Initial Routing] Total (MB): Used  143  Alloctr  158  Proc 2504 
Initial. Routing result:
Initial. Both Dirs: Overflow =   938 Max = 4 GRCs =  1466 (0.10%)
Initial. H routing: Overflow =   469 Max = 3 (GRCs =  4) GRCs =   683 (0.09%)
Initial. V routing: Overflow =   469 Max = 4 (GRCs =  1) GRCs =   783 (0.10%)
Initial. M1         Overflow =   100 Max = 1 (GRCs = 91) GRCs =   109 (0.01%)
Initial. M2         Overflow =   450 Max = 4 (GRCs =  1) GRCs =   761 (0.10%)
Initial. M3         Overflow =   366 Max = 3 (GRCs =  4) GRCs =   571 (0.07%)
Initial. M4         Overflow =    17 Max = 2 (GRCs =  2) GRCs =    21 (0.00%)
Initial. B1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. B2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1164778.64
Initial. Layer M1 wire length = 51600.41
Initial. Layer M2 wire length = 430209.34
Initial. Layer M3 wire length = 559622.19
Initial. Layer M4 wire length = 95631.52
Initial. Layer B1 wire length = 17713.90
Initial. Layer B2 wire length = 9490.33
Initial. Layer EA wire length = 510.95
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 220483
Initial. Via via1 count = 114282
Initial. Via via2 count = 90797
Initial. Via via3 count = 13674
Initial. Via via4 count = 900
Initial. Via via5 count = 822
Initial. Via via6 count = 8
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  143  Alloctr  158  Proc 2504 
phase1. Routing result:
phase1. Both Dirs: Overflow =   275 Max = 4 GRCs =   370 (0.02%)
phase1. H routing: Overflow =    42 Max = 1 (GRCs = 33) GRCs =    57 (0.01%)
phase1. V routing: Overflow =   232 Max = 4 (GRCs =  1) GRCs =   313 (0.04%)
phase1. M1         Overflow =    40 Max = 1 (GRCs = 31) GRCs =    49 (0.01%)
phase1. M2         Overflow =   229 Max = 4 (GRCs =  1) GRCs =   310 (0.04%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     8 (0.00%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1166056.66
phase1. Layer M1 wire length = 51873.67
phase1. Layer M2 wire length = 425961.58
phase1. Layer M3 wire length = 557704.34
phase1. Layer M4 wire length = 100738.23
phase1. Layer B1 wire length = 19261.56
phase1. Layer B2 wire length = 9474.73
phase1. Layer EA wire length = 1042.57
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 221502
phase1. Via via1 count = 114330
phase1. Via via2 count = 90963
phase1. Via via3 count = 14225
phase1. Via via4 count = 967
phase1. Via via5 count = 1003
phase1. Via via6 count = 14
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  142  Alloctr  157  Proc 2504 
phase2. Routing result:
phase2. Both Dirs: Overflow =   135 Max = 2 GRCs =   165 (0.01%)
phase2. H routing: Overflow =    28 Max = 1 (GRCs = 21) GRCs =    36 (0.00%)
phase2. V routing: Overflow =   107 Max = 2 (GRCs =  7) GRCs =   129 (0.02%)
phase2. M1         Overflow =    26 Max = 1 (GRCs = 19) GRCs =    34 (0.00%)
phase2. M2         Overflow =   105 Max = 2 (GRCs =  7) GRCs =   127 (0.02%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1166220.30
phase2. Layer M1 wire length = 51854.71
phase2. Layer M2 wire length = 426052.82
phase2. Layer M3 wire length = 557735.54
phase2. Layer M4 wire length = 100686.24
phase2. Layer B1 wire length = 19287.40
phase2. Layer B2 wire length = 9630.67
phase2. Layer EA wire length = 972.93
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 221618
phase2. Via via1 count = 114323
phase2. Via via2 count = 90984
phase2. Via via3 count = 14232
phase2. Via via4 count = 980
phase2. Via via5 count = 1087
phase2. Via via6 count = 12
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  142  Alloctr  157  Proc 2504 
phase3. Routing result:
phase3. Both Dirs: Overflow =   134 Max = 2 GRCs =   164 (0.01%)
phase3. H routing: Overflow =    27 Max = 1 (GRCs = 20) GRCs =    35 (0.00%)
phase3. V routing: Overflow =   107 Max = 2 (GRCs =  7) GRCs =   129 (0.02%)
phase3. M1         Overflow =    25 Max = 1 (GRCs = 18) GRCs =    33 (0.00%)
phase3. M2         Overflow =   105 Max = 2 (GRCs =  7) GRCs =   127 (0.02%)
phase3. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1166220.34
phase3. Layer M1 wire length = 51853.81
phase3. Layer M2 wire length = 426049.62
phase3. Layer M3 wire length = 557736.49
phase3. Layer M4 wire length = 100689.43
phase3. Layer B1 wire length = 19287.40
phase3. Layer B2 wire length = 9630.67
phase3. Layer EA wire length = 972.93
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 0.00
phase3. Total Number of Contacts = 221621
phase3. Via via1 count = 114323
phase3. Via via2 count = 90985
phase3. Via via3 count = 14234
phase3. Via via4 count = 980
phase3. Via via5 count = 1087
phase3. Via via6 count = 12
phase3. Via via7 count = 0
phase3. Via viatop count = 0
phase3. completed.

Start GR phase 4
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase4 Routing] Elapsed real time: 0:00:00 
[End of Phase4 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase4 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase4 Routing] Total (MB): Used  142  Alloctr  157  Proc 2504 
phase4. Routing result:
phase4. Both Dirs: Overflow =   135 Max = 2 GRCs =   164 (0.01%)
phase4. H routing: Overflow =    27 Max = 1 (GRCs = 20) GRCs =    35 (0.00%)
phase4. V routing: Overflow =   107 Max = 2 (GRCs =  7) GRCs =   129 (0.02%)
phase4. M1         Overflow =    25 Max = 1 (GRCs = 18) GRCs =    33 (0.00%)
phase4. M2         Overflow =   105 Max = 2 (GRCs =  7) GRCs =   127 (0.02%)
phase4. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase4. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase4. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase4. Total Wire Length = 1166220.34
phase4. Layer M1 wire length = 51860.86
phase4. Layer M2 wire length = 426049.62
phase4. Layer M3 wire length = 557729.44
phase4. Layer M4 wire length = 100689.43
phase4. Layer B1 wire length = 19287.40
phase4. Layer B2 wire length = 9630.67
phase4. Layer EA wire length = 972.93
phase4. Layer OA wire length = 0.00
phase4. Layer LB wire length = 0.00
phase4. Total Number of Contacts = 221619
phase4. Via via1 count = 114323
phase4. Via via2 count = 90983
phase4. Via via3 count = 14234
phase4. Via via4 count = 980
phase4. Via via5 count = 1087
phase4. Via via6 count = 12
phase4. Via via7 count = 0
phase4. Via viatop count = 0
phase4. completed.

Start GR phase 5
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase5 Routing] Elapsed real time: 0:00:00 
[End of Phase5 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase5 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase5 Routing] Total (MB): Used  142  Alloctr  157  Proc 2504 
phase5. Routing result:
phase5. Both Dirs: Overflow =   135 Max = 2 GRCs =   164 (0.01%)
phase5. H routing: Overflow =    27 Max = 1 (GRCs = 20) GRCs =    35 (0.00%)
phase5. V routing: Overflow =   107 Max = 2 (GRCs =  7) GRCs =   129 (0.02%)
phase5. M1         Overflow =    25 Max = 1 (GRCs = 18) GRCs =    33 (0.00%)
phase5. M2         Overflow =   105 Max = 2 (GRCs =  7) GRCs =   127 (0.02%)
phase5. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase5. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase5. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase5. Total Wire Length = 1166220.34
phase5. Layer M1 wire length = 51860.86
phase5. Layer M2 wire length = 426049.62
phase5. Layer M3 wire length = 557729.44
phase5. Layer M4 wire length = 100689.43
phase5. Layer B1 wire length = 19287.40
phase5. Layer B2 wire length = 9630.67
phase5. Layer EA wire length = 972.93
phase5. Layer OA wire length = 0.00
phase5. Layer LB wire length = 0.00
phase5. Total Number of Contacts = 221619
phase5. Via via1 count = 114323
phase5. Via via2 count = 90983
phase5. Via via3 count = 14234
phase5. Via via4 count = 980
phase5. Via via5 count = 1087
phase5. Via via6 count = 12
phase5. Via via7 count = 0
phase5. Via viatop count = 0
phase5. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  142  Alloctr  157  Proc 2504 

Congestion utilization per direction:
Average vertical track utilization   =  3.82 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  4.36 %
Peak    horizontal track utilization = 91.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -49  Proc    0 
[GR: Done] Total (MB): Used  127  Alloctr  134  Proc 2504 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:15 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[GR: Done] Stage (MB): Used  121  Alloctr  127  Proc    0 
[GR: Done] Total (MB): Used  127  Alloctr  134  Proc 2504 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DBOUT] Stage (MB): Used -105  Alloctr -114  Proc    0 
[DBOUT] Total (MB): Used    9  Alloctr   10  Proc 2504 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:17 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[End of Global Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Global Routing] Total (MB): Used    9  Alloctr   10  Proc 2504 
1
# Running extraction and updating the timing
extract_rc
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28418/33767 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.60 seconds
EKL_MT: elapsed time 2 seconds
Warning: Net 'khu_sensor_top/ads1292_controller/N79' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N116' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n131' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/uart_controller/N21' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n598' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n1291' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/add/n1041' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n884' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n871' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n815' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n350' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n384' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n951' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n694' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n140' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n914' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n77' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/05_clock_opt_post_cts
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_bst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (05_clock_opt_post_cts)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 19:41:23 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 2
s1 = func1_wst
s2 = func1_bst
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
clk_half                                   -0.1571         - 
**clock_gating_default**                   -2.3252         - 
REGIN                                       3.8899    4.2649 
REGOUT                                     -0.6298         - 
clk                                        -4.4021         - 
------------------------------------------------------------------------
Setup WNS:                                 -4.4021    1.7306     -4.4021 
Setup TNS:                               -1647.6996       0.0  -1647.6996
Number of setup violations:                   1431         0        1431 
Hold WNS:                                  -0.1329   -0.0541     -0.1329 
Hold TNS:                                  -5.3128   -1.6160     -5.4204 
Number of hold violations:                     130       116         147 
Number of max trans violations:                911       103        1014 
Number of max cap violations:                  129        22         151 
Number of min pulse width violations:            0         0           0 
Route drc violations:                                                  0
------------------------------------------------------------------------
Area:                                                             130940
Cell count:                                                        31703
Buf/inv cell count:                                                 7008
Std cell utilization:                                             12.24%
CPU/ELAPSE(hr):                                                0.11/0.14
Mem(Mb):                                                             906
Host name:                                           vlsi-dist.khu.ac.kr
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:      1431    0 
   above ~ -0.7  ---  829    0 
    -0.6 ~ -0.7  ---  104    0 
    -0.5 ~ -0.6  ---   81    0 
    -0.4 ~ -0.5  ---   92    0 
    -0.3 ~ -0.4  ---   98    0 
    -0.2 ~ -0.3  ---   71    0 
    -0.1 ~ -0.2  ---   81    0 
       0 ~ -0.1  ---   75    0 
------------------------------------------------------------------------
Min violations:       130  116 
  -0.06 ~ above  ---   29    0 
  -0.05 ~ -0.06  ---   15    3 
  -0.04 ~ -0.05  ---   16    3 
  -0.03 ~ -0.04  ---   11    5 
  -0.02 ~ -0.03  ---   20   15 
  -0.01 ~ -0.02  ---   13   38 
      0 ~ -0.01  ---   26   52 
------------------------------------------------------------------------
Current scenario is: func1_bst
Snapshot (05_clock_opt_post_cts) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): funccts_wst func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:41:24 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        6.6597
  Critical Path Slack:        -2.3252
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -24.7322
  No. of Violating Paths:     34.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.4888
  Critical Path Slack:         3.8899
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.3056
  Critical Path Slack:        -0.6298
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -3.2227
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        8.9329
  Critical Path Slack:        -4.4021
  Critical Path Clk Period:    5.4000
  Total Negative Slack:    -1619.4734
  No. of Violating Paths:   1388.0000
  Worst Hold Violation:       -0.1329
  Total Hold Violation:       -5.2902
  No. of Hold Violations:    128.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        3.5970
  Critical Path Slack:        -0.1571
  Critical Path Clk Period:   10.8000
  Total Negative Slack:       -0.2714
  No. of Violating Paths:      2.0000
  Worst Hold Violation:       -0.0218
  Total Hold Violation:       -0.0226
  No. of Hold Violations:      2.0000
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        2.3922
  Critical Path Slack:         2.4707
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.5317
  Critical Path Slack:         4.2649
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        1.3968
  Critical Path Slack:         2.3432
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        3.2622
  Critical Path Slack:         1.7306
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0541
  Total Hold Violation:       -1.6160
  No. of Hold Violations:    116.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        1.2754
  Critical Path Slack:         2.9944
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      84528.3196
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            13146.8800
  Total Buffer Area:        4611.2000
  Total Inverter Area:      8535.6800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :  17521952.0000
  Net YLength        :  15523778.0000
  -----------------------------------
  Cell Area:              130940.4800
  Design Area:            130940.4800
  Net Length        :   33045730.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:         15660
  Max Trans Violations:           911
  Max Cap Violations:             129
  Max Net Length Violations:    15202
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            289.2280
  -----------------------------------------
  Overall Compile Time:            290.5988
  Overall Compile Wall Clock Time: 291.6300

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 4.4021  TNS: 1647.6996  Number of Violating Paths: 1431
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design  WNS: 4.4021  TNS: 1647.6996  Number of Violating Paths: 1431


  Scenario: func1_wst  (Hold)  WNS: 0.1329  TNS: 5.3128  Number of Violating Paths: 130
  Scenario: func1_bst  (Hold)  WNS: 0.0541  TNS: 1.6160  Number of Violating Paths: 116
  Design (Hold)  WNS: 0.1329  TNS: 5.4204  Number of Violating Paths: 147

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 19:41:24 2020
****************************************

	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
****************************** P&R Summary ********************************
Date : Thu Nov 19 19:41:24 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_05_clock_opt_post_cts
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38772
    Number of Pins:                190147
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                33775
    Average Pins Per Net (Signal): 3.18949

Chip Utilization:
    Total Std Cell Area:           130940.48
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         12.24% 
    Cell/Core Ratio:               12.24%
    Cell/Chip Ratio:               25.88%
    Number of Cell Rows:            646

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	FILLTIEMTR	STD	7125
	DFFRQX1MTR	STD	2666
	INVX1MTR	STD	2550
	DFFQX1MTR	STD	1804
	BUFX2MTR	STD	1597
	NAND2X1MTR	STD	1448
	AOI222X1MTR	STD	1045
	AOI22X1MTR	STD	1042
	NOR2X1MTR	STD	878
	XOR2X1MTR	STD	855
	OAI21X1MTR	STD	790
	INVX2MTR	STD	581
	INVX20MTR	STD	578
	ADDHX1MTR	STD	548
	ADDFHX4MTR	STD	487
	OAI21X2MTR	STD	421
	AOI21X1MTR	STD	375
	AO22X1MTR	STD	367
	CLKNAND2X2MTR	STD	344
	AND2X1MTR	STD	324
	ADDFX1MTR	STD	320
	NAND4X1MTR	STD	309
	XOR2X8MTR	STD	298
	AOI32X1MTR	STD	290
	NOR2BX1MTR	STD	289
	OAI21X6MTR	STD	281
	NOR4X1MTR	STD	262
	OAI21X4MTR	STD	262
	NAND2BX1MTR	STD	257
	OAI211X1MTR	STD	253
	ADDFX2MTR	STD	248
	NAND2X2MTR	STD	247
	OAI2BB2X1MTR	STD	234
	DFFHQX4MTR	STD	234
	XNOR2X1MTR	STD	228
	NOR3X1MTR	STD	226
	TIEHIMTR	STD	215
	XOR2X4MTR	STD	214
	INVX4MTR	STD	206
	NAND3X1MTR	STD	201
	AO2B2X1MTR	STD	200
	TIELOMTR	STD	199
	NOR2X4MTR	STD	179
	TLATNTSCAX2MTR	STD	175
	DFFSX1MTR	STD	174
	OAI22X1MTR	STD	171
	OAI221X1MTR	STD	167
	NOR4BX1MTR	STD	165
	OAI2B1X1MTR	STD	162
	XOR2X2MTR	STD	162
	INVX8MTR	STD	159
	OAI21X3MTR	STD	152
	NOR2X2MTR	STD	147
	BUFX20MTR	STD	145
	CLKOR2X1MTR	STD	137
	AOI31X1MTR	STD	129
	OAI31X1MTR	STD	124
	OAI32X1MTR	STD	124
	AOI211X1MTR	STD	119
	INVX12MTR	STD	108
	INVX6MTR	STD	108
	AOI222X2MTR	STD	106
	NOR2X8MTR	STD	106
	INVX16MTR	STD	104
	ADDFHX8MTR	STD	104
	AND4X1MTR	STD	100
	XNOR2X4MTR	STD	100
	OAI2BB1X1MTR	STD	93
	ADDHX4MTR	STD	92
	BUFX4MTR	STD	89
	OAI2B11X1MTR	STD	88
	INVX5MTR	STD	86
	AOI2BB2X1MTR	STD	82
	DFFHQX8MTR	STD	79
	XNOR2X2MTR	STD	78
	AOI21X6MTR	STD	75
	CLKINVX4MTR	STD	75
	AOI21X2MTR	STD	72
	NAND2X4MTR	STD	72
	AO2B2BX1MTR	STD	70
	NOR2X6MTR	STD	66
	CLKBUFX6MTR	STD	66
	CLKXOR2X12MTR	STD	65
	CLKNAND2X4MTR	STD	64
	OAI2B2X1MTR	STD	63
	OR4X1MTR	STD	58
	BUFX16MTR	STD	58
	NAND3BX1MTR	STD	55
	ADDFHX2MTR	STD	53
	DFFQX4MTR	STD	52
	XOR2X3MTR	STD	51
	NAND4BX1MTR	STD	50
	AOI2B1X1MTR	STD	50
	AOI21X4MTR	STD	50
	INVX3MTR	STD	49
	INVX10MTR	STD	46
	AOI22X2MTR	STD	46
	AND2X2MTR	STD	44
	NAND4X2MTR	STD	42
	INVX14MTR	STD	40
	DFFQNX1MTR	STD	39
	AO21X1MTR	STD	39
	NOR2X3MTR	STD	39
	ADDFHX1MTR	STD	38
	INVX18MTR	STD	37
	NOR2BX8MTR	STD	37
	CLKBUFX8MTR	STD	36
	CLKXOR2X8MTR	STD	36
	NOR3BX1MTR	STD	35
	NAND2X6MTR	STD	35
	DFFRQX4MTR	STD	35
	NAND2BX8MTR	STD	35
	XNOR2X8MTR	STD	35
	DFFTRX1MTR	STD	33
	BUFX14MTR	STD	28
	OA21X4MTR	STD	28
	AOI21X8MTR	STD	27
	BUFX8MTR	STD	27
	OR2X4MTR	STD	27
	OAI21X8MTR	STD	27
	BUFX10MTR	STD	26
	OAI221X2MTR	STD	25
	INVX32MTR	STD	25
	AND3X1MTR	STD	24
	ADDHX2MTR	STD	24
	NOR2X5MTR	STD	23
	NAND3X2MTR	STD	23
	OR3X1MTR	STD	22
	OAI2B1X2MTR	STD	21
	CLKBUFX12MTR	STD	21
	AOI21BX1MTR	STD	20
	OR2X2MTR	STD	20
	NAND2X5MTR	STD	20
	NAND2X3MTR	STD	20
	OAI2BB2X2MTR	STD	20
	CLKNAND2X8MTR	STD	19
	OAI21BX1MTR	STD	18
	CLKXOR2X16MTR	STD	18
	AND3X8MTR	STD	18
	NOR4BBX1MTR	STD	17
	XOR3X1MTR	STD	17
	OAI2B2X4MTR	STD	17
	CLKXOR2X4MTR	STD	17
	DFFRHQX8MTR	STD	16
	BUFX12MTR	STD	16
	NOR2BX4MTR	STD	16
	DFFHQX2MTR	STD	16
	AND3X12MTR	STD	16
	NAND2X8MTR	STD	16
	AOI221X1MTR	STD	15
	OAI222X1MTR	STD	15
	AOI21X3MTR	STD	15
	AOI22X4MTR	STD	15
	AOI2BB1X4MTR	STD	15
	NOR4X2MTR	STD	14
	BUFX18MTR	STD	14
	INVX24MTR	STD	14
	DFFSQX2MTR	STD	13
	OR2X8MTR	STD	13
	NOR3X2MTR	STD	12
	CLKAND2X2MTR	STD	12
	AOI32X2MTR	STD	12
	OAI2B2X2MTR	STD	12
	CLKINVX12MTR	STD	12
	BUFX32MTR	STD	12
	BUFX6MTR	STD	11
	BUFX3MTR	STD	11
	CLKBUFX4MTR	STD	11
	DFFRHQX4MTR	STD	11
	CLKINVX16MTR	STD	11
	NAND2BX12MTR	STD	11
	AOI2BB1X1MTR	STD	10
	CLKXOR2X2MTR	STD	10
	NOR2X12MTR	STD	10
	CLKOR2X4MTR	STD	10
	CLKINVX8MTR	STD	10
	NAND2X12MTR	STD	10
	OAI21BX4MTR	STD	9
	AND2X4MTR	STD	9
	OAI31X2MTR	STD	9
	DFFSQX1MTR	STD	8
	DLY4X1MTR	STD	8
	DFFSHQX1MTR	STD	8
	MXI2X1MTR	STD	8
	OAI2BB2X4MTR	STD	8
	CLKBUFX16MTR	STD	8
	AOI222X4MTR	STD	8
	OA21X1MTR	STD	7
	BUFX5MTR	STD	7
	OAI32X2MTR	STD	7
	NAND3X8MTR	STD	7
	XNOR3X1MTR	STD	6
	NAND2BX4MTR	STD	6
	OR2X1MTR	STD	6
	CLKNAND2X12MTR	STD	6
	NAND3BX2MTR	STD	6
	NOR3X6MTR	STD	6
	OAI2B1X4MTR	STD	6
	OAI21BX2MTR	STD	6
	DFFSX2MTR	STD	6
	DFFSHQX8MTR	STD	6
	CLKINVX20MTR	STD	6
	AND2X8MTR	STD	6
	NAND2BX2MTR	STD	5
	AO21X4MTR	STD	5
	DFFQX2MTR	STD	5
	NOR3X4MTR	STD	5
	NOR4X4MTR	STD	5
	DFFHQNX8MTR	STD	5
	CLKINVX6MTR	STD	5
	OA21X2MTR	STD	5
	OAI22X4MTR	STD	4
	NAND4BX2MTR	STD	4
	AOI31X2MTR	STD	4
	DFFHX4MTR	STD	4
	DFFHQNX4MTR	STD	4
	DFFTRX4MTR	STD	4
	OA21X8MTR	STD	4
	AO21X8MTR	STD	4
	CLKAND2X4MTR	STD	4
	NOR2BX2MTR	STD	3
	AND3X2MTR	STD	3
	AND3X4MTR	STD	3
	AND3X6MTR	STD	3
	NOR3X8MTR	STD	3
	DFFHX8MTR	STD	3
	OAI21BX8MTR	STD	3
	NOR2BX12MTR	STD	3
	OR2X6MTR	STD	3
	NAND4BBX1MTR	STD	2
	OAI33X1MTR	STD	2
	OAI2B11X2MTR	STD	2
	OAI2BB1X2MTR	STD	2
	CLKOR2X6MTR	STD	2
	NAND4X4MTR	STD	2
	CLKINVX40MTR	STD	2
	CLKBUFX20MTR	STD	2
	OAI211X2MTR	STD	2
	AND2X12MTR	STD	2
	OA22X4MTR	STD	2
	AO2B2X4MTR	STD	2
	CLKOR2X8MTR	STD	2
	DFFRHQX2MTR	STD	2
	ADDHX8MTR	STD	2
	OAI2BB1X4MTR	STD	2
	OAI2B1X8MTR	STD	2
	OR2X12MTR	STD	1
	AOI33X1MTR	STD	1
	CLKOR2X2MTR	STD	1
	AOI211X2MTR	STD	1
	CLKINVX32MTR	STD	1
	BUFX24MTR	STD	1
	AOI221X2MTR	STD	1
	NOR4BX2MTR	STD	1
	AOI2BB2X8MTR	STD	1
	AO22X8MTR	STD	1
	CLKINVX24MTR	STD	1
	AOI2B1X8MTR	STD	1
	OAI221X4MTR	STD	1
	AOI2BB1X8MTR	STD	1
	OR3X2MTR	STD	1
	AOI32X4MTR	STD	1
	NAND4BBX4MTR	STD	1
	OR4X2MTR	STD	1
	AO2B2X2MTR	STD	1
	DFFTRX2MTR	STD	1
	CLKNAND2X16MTR	STD	1
	OAI222X2MTR	STD	1
	DFFX4MTR	STD	1
	iofillerv1	IO	723
	iofillerv_005	IO	144
	iofillerv_1	IO	40
	iofillerv30	IO	36
	ec_breakv	IO	11
	pvhbcudtbrt	IO	11
	vssipvh		IO	8
	vddivh		IO	8
	vddtvh		IO	8
	vsstvh		IO	8
	pvhbsudtart	IO	1
	pvhbcudtart	IO	1
	cornerv		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31703 (100.00%)         32 (100.00%)      31671 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       130940.48 (100.00%)       0.00   (0.00%)  130940.48 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# To verify CRPR
# Clock Reconvergence Pessimism
#redirect -file $REPORTS_STEP_DIR/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
#******************************************************************************
# Note Checklist after CTS
# 1. Check Timing Violation.
# 2. Verify Congestion value. Congestion value must be lower than 4.
# 3. View Clock Tree.
# 4. Check report file of cts.
#******************************************************************************
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario funccts_wst from memory. (UID-1024)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
