git clone --depth 1 --no-tags https://github.com/Damian-Steiger/RISC-V_CompOrg.git f:/verilog_sva_gh_scraper/data/full_repos/283917499
git clone --depth 1 --no-tags https://github.com/Ttttsg/Flappy-Bird-on-SEA-Board.git f:/verilog_sva_gh_scraper/data/full_repos/284251175
git clone --depth 1 --no-tags https://github.com/reymesson1/procesador_mips.git f:/verilog_sva_gh_scraper/data/full_repos/284352005
git clone --depth 1 --no-tags https://github.com/bacebace/traffic_control.git f:/verilog_sva_gh_scraper/data/full_repos/284139318
git clone --depth 1 --no-tags https://github.com/mol18822/Laboratorio3Digital1.git f:/verilog_sva_gh_scraper/data/full_repos/284385550
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SL2_16.git f:/verilog_sva_gh_scraper/data/full_repos/285384210
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX3_32.git f:/verilog_sva_gh_scraper/data/full_repos/285383040
git clone --depth 1 --no-tags https://github.com/ash-olakangal/FIFO_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/285734670
git clone --depth 1 --no-tags https://github.com/cGandom/Memory-Hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/284775952
git clone --depth 1 --no-tags https://github.com/DeamonYang/Cortex_M0_GPIO_C.git f:/verilog_sva_gh_scraper/data/full_repos/283961444
git clone --depth 1 --no-tags https://github.com/Joshua-li-yi/LongXin.git f:/verilog_sva_gh_scraper/data/full_repos/287702923
git clone --depth 1 --no-tags https://github.com/taneeshkaushik/Elgamal-Algorithm-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/287990082
git clone --depth 1 --no-tags https://github.com/pcornier/HMCS44A.git f:/verilog_sva_gh_scraper/data/full_repos/287748042
git clone --depth 1 --no-tags https://github.com/thiagoalves98/CIRCUITOS_LOGICOS_II.git f:/verilog_sva_gh_scraper/data/full_repos/284878666
git clone --depth 1 --no-tags https://github.com/pantao1227/crc_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/289150271
git clone --depth 1 --no-tags https://github.com/aminb7/MIPS-Processor-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/291237955
git clone --depth 1 --no-tags https://github.com/jborza/buzzer-music-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/291324947
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2015_grad.git f:/verilog_sva_gh_scraper/data/full_repos/291064448
git clone --depth 1 --no-tags https://github.com/jamesH-48/32-Bit-ALU-Final.git f:/verilog_sva_gh_scraper/data/full_repos/286347337
git clone --depth 1 --no-tags https://github.com/AnimeshAnand1999/Digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/286707158
git clone --depth 1 --no-tags https://github.com/jaymzee/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/289308420
git clone --depth 1 --no-tags https://github.com/RW-FPGA-devel-Team/MiSTer_lynx48.git f:/verilog_sva_gh_scraper/data/full_repos/289655567
git clone --depth 1 --no-tags https://github.com/Gc04346/tp4_laoc.git f:/verilog_sva_gh_scraper/data/full_repos/288214805
git clone --depth 1 --no-tags https://github.com/kai-arsenault/VerilogOven.git f:/verilog_sva_gh_scraper/data/full_repos/288830144
git clone --depth 1 --no-tags https://github.com/HLhello/about_fft.git f:/verilog_sva_gh_scraper/data/full_repos/288603492
git clone --depth 1 --no-tags https://github.com/Arshdeep-SD/MIPS_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/289578410
git clone --depth 1 --no-tags https://github.com/lkhust/pd.git f:/verilog_sva_gh_scraper/data/full_repos/289807290
git clone --depth 1 --no-tags https://github.com/runrofl25/CECS301.git f:/verilog_sva_gh_scraper/data/full_repos/290112329
git clone --depth 1 --no-tags https://github.com/laikas123/Pong_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/290365007
git clone --depth 1 --no-tags https://github.com/hchopra105/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/290425945
git clone --depth 1 --no-tags https://github.com/ypradera/ASIC-Modeling-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/290393555
git clone --depth 1 --no-tags https://github.com/814322112/SimpleMusicGame.git f:/verilog_sva_gh_scraper/data/full_repos/290579435
git clone --depth 1 --no-tags https://github.com/fernando19030/Laboratorios-Electronica_Digital_1-19030.git f:/verilog_sva_gh_scraper/data/full_repos/286158750
git clone --depth 1 --no-tags https://github.com/mun19176/LAB-4.git f:/verilog_sva_gh_scraper/data/full_repos/286277649
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2017_grad.git f:/verilog_sva_gh_scraper/data/full_repos/284755586
git clone --depth 1 --no-tags https://github.com/lovely-necromancer/InvRBLWE.git f:/verilog_sva_gh_scraper/data/full_repos/283995620
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/demux_14.git f:/verilog_sva_gh_scraper/data/full_repos/285298813
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/demux_12.git f:/verilog_sva_gh_scraper/data/full_repos/285278564
git clone --depth 1 --no-tags https://github.com/lan19175/Electronica_Digital_1-19175.git f:/verilog_sva_gh_scraper/data/full_repos/285944813
git clone --depth 1 --no-tags https://github.com/mohith2310/Parking-Management-System.git f:/verilog_sva_gh_scraper/data/full_repos/285634938
git clone --depth 1 --no-tags https://github.com/whensungoesdown/soc1.git f:/verilog_sva_gh_scraper/data/full_repos/284503889
git clone --depth 1 --no-tags https://github.com/dua19022/Lab_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/283982615
git clone --depth 1 --no-tags https://github.com/gurpreet-singh-5000/Fast-Multiplier-.git f:/verilog_sva_gh_scraper/data/full_repos/287746177
git clone --depth 1 --no-tags https://github.com/fue19389/LAB05D1.git f:/verilog_sva_gh_scraper/data/full_repos/287910884
git clone --depth 1 --no-tags https://github.com/iluducvuong/Single-Cycle-RISC-V-Simutulation-ModelSim-.git f:/verilog_sva_gh_scraper/data/full_repos/287920007
git clone --depth 1 --no-tags https://github.com/OU353637/Enhanced-AES.git f:/verilog_sva_gh_scraper/data/full_repos/285536650
git clone --depth 1 --no-tags https://github.com/Dinithipurna/FPGA-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/284842453
git clone --depth 1 --no-tags https://github.com/mxyabc/2020--Xilinx-Summer-School-.git f:/verilog_sva_gh_scraper/data/full_repos/284857835
git clone --depth 1 --no-tags https://github.com/sudheep2/SIMD-processor.git f:/verilog_sva_gh_scraper/data/full_repos/284915059
git clone --depth 1 --no-tags https://github.com/Osos3006/femtoRV32I-RV16I-processor.git f:/verilog_sva_gh_scraper/data/full_repos/285157447
git clone --depth 1 --no-tags https://github.com/omaryradwan/fgpa_whack_a_mole.git f:/verilog_sva_gh_scraper/data/full_repos/287105976
git clone --depth 1 --no-tags https://github.com/mun19508/Laboratorios_Digital-.git f:/verilog_sva_gh_scraper/data/full_repos/286357113
git clone --depth 1 --no-tags https://github.com/Rod19566/ElectronicaDigitalLabs.git f:/verilog_sva_gh_scraper/data/full_repos/286378868
git clone --depth 1 --no-tags https://github.com/mayank-it/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/287904549
git clone --depth 1 --no-tags https://github.com/haozhanguk/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/285609746
git clone --depth 1 --no-tags https://github.com/ayush0119/Krssg-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/285778342
git clone --depth 1 --no-tags https://github.com/mol18822/Labs_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/285885493
git clone --depth 1 --no-tags https://github.com/marialuisamoreno/Processador.git f:/verilog_sva_gh_scraper/data/full_repos/287838543
git clone --depth 1 --no-tags https://github.com/Guysnacho/Verilog-Work.git f:/verilog_sva_gh_scraper/data/full_repos/287870006
git clone --depth 1 --no-tags https://github.com/pr2112/sap1e.git f:/verilog_sva_gh_scraper/data/full_repos/288047783
git clone --depth 1 --no-tags https://github.com/Radiophantom/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/288382100
git clone --depth 1 --no-tags https://github.com/MRaghupathi2/pipeline_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/290511576
git clone --depth 1 --no-tags https://github.com/Carolinehyacinth/Game-Table-Tennis-.git f:/verilog_sva_gh_scraper/data/full_repos/291363486
git clone --depth 1 --no-tags https://github.com/grympan/Basic_Design_LAB_of_Information_and_Communication_Engineering_2.git f:/verilog_sva_gh_scraper/data/full_repos/291272330
git clone --depth 1 --no-tags https://github.com/kootsoop/CET466-TestModule.git f:/verilog_sva_gh_scraper/data/full_repos/291308793
git clone --depth 1 --no-tags https://github.com/kgokarn/approximate_arithmetic_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/291224175
git clone --depth 1 --no-tags https://github.com/ZY-Zong/ECE385_Final_Project_Kriby.git f:/verilog_sva_gh_scraper/data/full_repos/291458925
git clone --depth 1 --no-tags https://github.com/daobaanh/GOST-28147-89.git f:/verilog_sva_gh_scraper/data/full_repos/286415696
git clone --depth 1 --no-tags https://github.com/vineeth357/UART-communication-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/286703486
git clone --depth 1 --no-tags https://github.com/ajesquirell/DE1-SoC-Asteroids.git f:/verilog_sva_gh_scraper/data/full_repos/286568492
git clone --depth 1 --no-tags https://github.com/aaki2608/traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/286950759
git clone --depth 1 --no-tags https://github.com/lam19267/LAB4_D_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/286381220
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/First_Fill.git f:/verilog_sva_gh_scraper/data/full_repos/287437906
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/First_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/287438894
git clone --depth 1 --no-tags https://github.com/sushma6110/sushma.v.git f:/verilog_sva_gh_scraper/data/full_repos/289434897
git clone --depth 1 --no-tags https://github.com/foxxy777/float2fix.git f:/verilog_sva_gh_scraper/data/full_repos/288959849
git clone --depth 1 --no-tags https://github.com/dknowuser/SysVerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/284748767
git clone --depth 1 --no-tags https://github.com/0b111000/Dot-Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/286052411
git clone --depth 1 --no-tags https://github.com/Pra19025/Laboratorio-Digital1.git f:/verilog_sva_gh_scraper/data/full_repos/286120684
git clone --depth 1 --no-tags https://github.com/engAhmedMS/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/286082917
git clone --depth 1 --no-tags https://github.com/vignesh99/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/285696069
git clone --depth 1 --no-tags https://github.com/Jitendraparmar19/SECURITY-CHECK-FOR-AIRPORT.git f:/verilog_sva_gh_scraper/data/full_repos/286199647
git clone --depth 1 --no-tags https://github.com/johnzchgrd/paste_bin-and-useful_gadgets.git f:/verilog_sva_gh_scraper/data/full_repos/286486038
git clone --depth 1 --no-tags https://github.com/Vishal18e/IEEE_754.git f:/verilog_sva_gh_scraper/data/full_repos/283980363
git clone --depth 1 --no-tags https://github.com/Dmitriy-Fedorov/xczu19_U46_clock_test.git f:/verilog_sva_gh_scraper/data/full_repos/284083025
git clone --depth 1 --no-tags https://github.com/suyash-20/Verilog_Repo.git f:/verilog_sva_gh_scraper/data/full_repos/284121250
git clone --depth 1 --no-tags https://github.com/mfkiwl/TomRiVer-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/284127436
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/286106157
git clone --depth 1 --no-tags https://github.com/JainHarshit54/Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/286337455
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Lab04_JVVG.git f:/verilog_sva_gh_scraper/data/full_repos/286370253
git clone --depth 1 --no-tags https://github.com/Danika2402/Electronica-Digital-1.git f:/verilog_sva_gh_scraper/data/full_repos/284197463
git clone --depth 1 --no-tags https://github.com/cyriljchan/CPE114L.git f:/verilog_sva_gh_scraper/data/full_repos/285029893
git clone --depth 1 --no-tags https://github.com/ashokn414/verilogbasiccodes.git f:/verilog_sva_gh_scraper/data/full_repos/284985334
git clone --depth 1 --no-tags https://github.com/nancyradadia/MIPS-16-bit.git f:/verilog_sva_gh_scraper/data/full_repos/284983340
git clone --depth 1 --no-tags https://github.com/maxCodeVector/Minisys-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/285850738
git clone --depth 1 --no-tags https://github.com/Anseljackbobo/ECE154.git f:/verilog_sva_gh_scraper/data/full_repos/285680961
git clone --depth 1 --no-tags https://github.com/huanglu28/GCD-Calculator-by-Euclidean-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/288365318
git clone --depth 1 --no-tags https://github.com/damobin/verilog_export.git f:/verilog_sva_gh_scraper/data/full_repos/289886586
git clone --depth 1 --no-tags https://github.com/psahu81011/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/286561101
git clone --depth 1 --no-tags https://github.com/aditj/LabReportSynthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/286685905
