#
# File created on Thu Jul 16 20:48:28 CEST 2020
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[10].regfile_reg[10][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[12].regfile_reg[12][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[13].regfile_reg[13][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[15].regfile_reg[15][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[16].regfile_reg[16][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[18].regfile_reg[18][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[1].regfile_reg[1][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[20].regfile_reg[20][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[21].regfile_reg[21][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[22].regfile_reg[22][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[23].regfile_reg[23][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[24].regfile_reg[24][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[26].regfile_reg[26][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[27].regfile_reg[27][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile_reg[2][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile_reg[3][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[4].regfile_reg[4][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[5].regfile_reg[5][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[8].regfile_reg[8][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[9].regfile_reg[9][23]/D,max,-2.696,40,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[10].regfile_reg[10][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[12].regfile_reg[12][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[13].regfile_reg[13][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[15].regfile_reg[15][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[16].regfile_reg[16][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[18].regfile_reg[18][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[1].regfile_reg[1][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[20].regfile_reg[20][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[21].regfile_reg[21][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[22].regfile_reg[22][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[23].regfile_reg[23][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[24].regfile_reg[24][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/C,U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][29]/D,max,-2.636,42,22
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[63]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/D,min,0.124,2,0
U_USART/U_UART/u1_uart/tx_shift_reg_reg[1]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[0]/D,min,0.134,1,1
U_USART/U_UART/u1_uart/tx_shift_reg_reg[2]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[1]/D,min,0.134,1,1
U_USART/U_UART/u1_uart/tx_shift_reg_reg[3]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[2]/D,min,0.134,1,1
U_USART/U_UART/u1_uart/tx_shift_reg_reg[4]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[3]/D,min,0.134,1,1
U_USART/U_UART/u1_uart/tx_shift_reg_reg[5]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[4]/D,min,0.134,1,1
U_USART/U_UART/u1_uart/tx_shift_reg_reg[6]/C,U_USART/U_UART/u1_uart/tx_shift_reg_reg[5]/D,min,0.134,1,1
U_NANORV32_PIL/U_CPU/U_CSR/instret_cnt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_CSR/instret_cnt_r_reg[0]/D,min,0.136,2,1
U_NANORV32_PIL/U_CPU/U_CSR/time_cnt_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_CSR/time_cnt_r_reg[0]/D,min,0.136,2,1
U_TIMER/U_TIMER/systick_count_reg[0]/C,U_TIMER/U_TIMER/systick_count_reg[0]/D,min,0.136,2,1
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/D,min,0.139,1,1
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/ack_toggle_reg/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/freespace_syncreg/ack_toggle_reg/D,min,0.139,1,1
U_ADBG_TOP/i_dbg_wb/wb_biu_i/str_sync_reg/C,U_ADBG_TOP/i_dbg_wb/wb_biu_i/str_sync_reg/D,min,0.139,1,1
U_TAP_TOP/FSM_onehot_TAP_state_reg[14]/C,U_TAP_TOP/FSM_onehot_TAP_state_reg[11]/D,min,0.139,1,1
U_TAP_TOP/FSM_onehot_TAP_state_reg[12]/C,U_TAP_TOP/FSM_onehot_TAP_state_reg[13]/D,min,0.139,1,1
U_TAP_TOP/FSM_onehot_TAP_state_reg[8]/C,U_TAP_TOP/FSM_onehot_TAP_state_reg[5]/D,min,0.139,1,1
U_TAP_TOP/FSM_onehot_TAP_state_reg[6]/C,U_TAP_TOP/FSM_onehot_TAP_state_reg[7]/D,min,0.139,1,1
U_TAP_TOP/jtag_ir_reg[1]/C,U_TAP_TOP/jtag_ir_reg[0]/D,min,0.139,1,1
U_TAP_TOP/jtag_ir_reg[2]/C,U_TAP_TOP/jtag_ir_reg[1]/D,min,0.139,1,1
U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_toggle_reg/C,U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/strobe_toggle_reg/D,min,0.139,1,1
