# Pynq-Z2_7Seg
Seven Segment Display VHDL code implementation in FPGA PL logic. 
4-bit LED display of corresponding hexa decmial value in PS logic. 

## Tools
<li> Vivado 2022.2 </li>
<li> Vitis IDE </li>

## Schematic Diagram
![Capture](https://user-images.githubusercontent.com/127403893/227696227-9f1d4e49-a010-4b49-ae1d-f2d6f14f0214.JPG)

## Zynq SoC Block Diagram
![Capture1](https://user-images.githubusercontent.com/127403893/227696239-9fc25921-205e-47f6-a946-b9c2002a47e1.JPG)

## PL-PS Implementation on Pynq-Z2
![Media_230325_102632](https://user-images.githubusercontent.com/127403893/227697108-16021946-1bbd-40b3-98d0-0a29604fb561.gif)
