# two_fifo
A HDL Design with a hierarhcical block containing a Direct Memory Access (DMA), two FIFOs, and the necessary interconnects. Insert modules in between the FIFOs
