
---------- Begin Simulation Statistics ----------
final_tick                                  138936000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140983                       # Simulator instruction rate (inst/s)
host_mem_usage                                8580696                       # Number of bytes of host memory used
host_op_rate                                   149172                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.25                       # Real time elapsed on the host
host_tick_rate                              110732758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      176869                       # Number of instructions simulated
sim_ops                                        187163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000139                       # Number of seconds simulated
sim_ticks                                   138936000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    103782                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    89610                       # number of cc regfile writes
system.cpu.committedInsts                      176869                       # Number of Instructions Simulated
system.cpu.committedOps                        187163                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.571067                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.571067                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              8                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                           67003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  981                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    60273                       # Number of branches executed
system.cpu.iew.exec_nop                          1368                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.725108                       # Inst execution rate
system.cpu.iew.exec_refs                        34016                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      10864                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  103088                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22350                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                133                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               154                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                11795                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              207580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 23152                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1264                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                201488                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1528                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3410                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          806                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    217455                       # num instructions consuming a value
system.cpu.iew.wb_count                        198923                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.469444                       # average fanout of values written-back
system.cpu.iew.wb_producers                    102083                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.715877                       # insts written-back per cycle
system.cpu.iew.wb_sent                         199256                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   209010                       # number of integer regfile reads
system.cpu.int_regfile_writes                  133450                       # number of integer regfile writes
system.cpu.ipc                               0.636510                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.636510                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                39      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                167984     82.85%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   34      0.02%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 32      0.02%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   23      0.01%     82.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   69      0.03%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.02%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 14      0.01%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23438     11.56%     94.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11066      5.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 202752                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2025                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009988                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1441     71.16%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    323     15.95%     87.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   261     12.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 203666                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             616412                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       198057                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            223590                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     206078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    202752                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 134                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               154                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        210870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.961502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.814124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              145916     69.20%     69.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17454      8.28%     77.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13255      6.29%     83.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10460      4.96%     88.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7986      3.79%     92.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7058      3.35%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3486      1.65%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2782      1.32%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2473      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          210870                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.729657                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1072                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2141                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          866                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1700                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              6821                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4930                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22350                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               11795                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  457331                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                           277873                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                      41                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     14                       # number of predicate regfile writes
system.cpu.timesIdled                             633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      793                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     270                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4009                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   65450                       # Number of BP lookups
system.cpu.branchPred.condPredicted             49468                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1436                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                29245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   27488                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.992135                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4888                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              184                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           19245                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               875                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       207910                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.905853                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.318210                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          170418     81.97%     81.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            8300      3.99%     85.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            4160      2.00%     87.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            2276      1.09%     89.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            3140      1.51%     90.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             664      0.32%     90.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             928      0.45%     91.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             752      0.36%     91.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           17272      8.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       207910                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               178042                       # Number of instructions committed
system.cpu.commit.opsCommitted                 188336                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       29422                       # Number of memory references committed
system.cpu.commit.loads                         19524                       # Number of loads committed
system.cpu.commit.amos                             20                       # Number of atomic instructions committed
system.cpu.commit.membars                          42                       # Number of memory barriers committed
system.cpu.commit.branches                      57701                       # Number of branches committed
system.cpu.commit.vector                          690                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                      153424                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4260                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           38      0.02%      0.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       158703     84.27%     84.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           27      0.01%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            3      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           24      0.01%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           22      0.01%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           51      0.03%     84.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     84.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc           33      0.02%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           12      0.01%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        19524     10.37%     94.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         9898      5.26%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       188336                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         17272                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data        20758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20758                       # number of overall hits
system.cpu.dcache.overall_hits::total           20758                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5789                       # number of overall misses
system.cpu.dcache.overall_misses::total          5789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    396273961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    396273961                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    396273961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    396273961                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        26547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        26547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        26547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        26547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.218066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.218066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.218066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.218066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68452.921230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68452.921230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68452.921230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68452.921230                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4932                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.100000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks         1091                       # number of writebacks
system.cpu.dcache.writebacks::total              1091                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4190                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4190                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1599                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    113743484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113743484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    113743484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113743484                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060233                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060233                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71134.136335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71134.136335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71134.136335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71134.136335                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    349018000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    349018000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.304116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.304116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68853.422766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68853.422766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    100359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.084713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71076.133144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71076.133144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         9158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46535974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46535974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.070631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66862.031609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66862.031609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12687997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12687997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77840.472393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77840.472393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           24                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           24                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       719987                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       719987                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           25                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.960000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.960000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29999.458333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29999.458333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           24                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           24                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       695987                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       695987                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.960000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28999.458333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28999.458333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           18                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              18                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        26000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        26000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           20                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.100000                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        13000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        24000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        24000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           430.656918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.968808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   430.656918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.841127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.841127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            214259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           214259                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    40048                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                127794                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     36634                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  5472                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    922                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                27694                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   571                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 213328                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  2073                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              56691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         209526                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       65450                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        152465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  205                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     39469                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   961                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             210870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.059696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.244480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   160363     76.05%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     5826      2.76%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    12388      5.87%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     1193      0.57%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     8729      4.14%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     2908      1.38%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     6612      3.14%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     2659      1.26%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    10192      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               210870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.235539                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.754035                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst        38203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            38203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        38203                       # number of overall hits
system.cpu.icache.overall_hits::total           38203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1264                       # number of overall misses
system.cpu.icache.overall_misses::total          1264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91157500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91157500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91157500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91157500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        39467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        39467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        39467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        39467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72118.275316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72118.275316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72118.275316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72118.275316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1079                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          401                       # number of writebacks
system.cpu.icache.writebacks::total               401                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          350                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68265500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68265500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023159                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023159                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023159                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023159                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74688.730853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74688.730853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74688.730853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74688.730853                       # average overall mshr miss latency
system.cpu.icache.replacements                    401                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        38203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           38203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91157500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91157500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        39467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        39467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72118.275316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72118.275316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          350                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          350                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68265500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68265500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74688.730853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74688.730853                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.001797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.843373                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.001797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            316649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           316649                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        4751                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    2826                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  35                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1897                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1293                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     99                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    138936000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    922                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    42646                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  113527                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5706                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     38103                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  9966                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 210850                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   650                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   4966                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      4                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1471                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              234811                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      331491                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   217957                       # Number of integer rename lookups
system.cpu.rename.vecLookups                     1215                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                   30                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps                210741                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    24070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     205                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  43                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22630                       # count of insts added to the skid buffer
system.cpu.rob.reads                           397946                       # The number of ROB reads
system.cpu.rob.writes                          418144                       # The number of ROB writes
system.cpu.thread0.numInsts                    176869                       # Number of Instructions committed
system.cpu.thread0.numOps                      187163                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  141                       # number of demand (read+write) hits
system.l2.demand_hits::total                      170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data                 141                       # number of overall hits
system.l2.overall_hits::total                     170                       # number of overall hits
system.l2.demand_misses::.cpu.inst                885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1435                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2320                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               885                       # number of overall misses
system.l2.overall_misses::.cpu.data              1435                       # number of overall misses
system.l2.overall_misses::total                  2320                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    109155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        175735500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66580500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    109155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       175735500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.931727                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.931727                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75232.203390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76066.202091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75748.060345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75232.203390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76066.202091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75748.060345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        85                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     94308000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    152038500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     94308000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      7228089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159266589                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.900381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.900381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65232.203390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66460.887949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65988.932292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65232.203390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66460.887949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 55176.251908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65407.223409                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          112                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              112                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1379                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1379                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1379                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1379                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      7228089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7228089                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 55176.251908                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55176.251908                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 138                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12086500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12086500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.851852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10305000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10305000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.771605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.771605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        82440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        82440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75232.203390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75232.203390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57730500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57730500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65232.203390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65232.203390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     97068500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     97068500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.917256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74840.786430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74840.786430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     84003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     84003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.915134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64917.310665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64917.310665                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              24                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       457000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       457000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19041.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.666667                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     586                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 589                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    51                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   485.414874                       # Cycle average of tags in use
system.l2.tags.total_refs                        1781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1595                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.116614                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1137000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     467.433098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.981776                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003703                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000237                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.010590                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     65723                       # Number of tag accesses
system.l2.tags.data_accesses                    65723                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000749092                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2421                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2421                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  154944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1115.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     138855500                       # Total gap between requests
system.mem_ctrls.avgGap                      57354.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        56640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        90816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         7488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 407669718.431508004665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 653653480.739333152771                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 53895318.707894280553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          885                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1419                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          117                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21127326                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     35699704                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      3515708                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23872.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25158.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30048.79                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        56640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        90816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         7488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        154944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          885                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1419                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          117                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2421                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    407669718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    653653481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     53895319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1115218518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    407669718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    407669718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    407669718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    653653481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     53895319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1115218518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2421                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                17994606                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               8066772                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           60342738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7432.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24924.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2112                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   512.870748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   325.186429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   396.677124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           60     20.41%     20.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           50     17.01%     37.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           30     10.20%     47.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           22      7.48%     55.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           14      4.76%     59.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10      3.40%     63.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           12      4.08%     67.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      2.72%     70.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           88     29.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          294                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                154944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1115.218518                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.81                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    191803.248000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    313830.417600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1818544.291200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11489544.343200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 33425404.488000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 22273327.104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  69512453.892000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.319959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     67826000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     65160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    290043.936000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    495521.712000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4822022.419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11489544.343200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 62088466.675200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2485629.350400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  81671228.436000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.833452                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      6917200                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5950000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    126068800                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2296                       # Transaction distribution
system.membus.trans_dist::ReadExReq               125                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2296                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            24                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4866                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4866                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       154944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  154944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2445                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2951670                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13037766                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1380                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1414                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           27                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           27                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         4297                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  6525                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       170688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 254784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             186                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005549                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2688     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2703                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    138936000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            3496500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2377500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
