{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654354016690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654354016690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 17:46:56 2022 " "Processing started: Sat Jun  4 17:46:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654354016690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354016690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354016690 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1654354017197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/multicyclecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/multicyclecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleController " "Found entity 1: MultiCycleController" {  } { { "Modules/MultiCycleController.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncMemory " "Found entity 1: SyncMemory" {  } { { "Modules/SyncMemory.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Modules/Shifter.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg_rwe.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg_rwe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_RWE " "Found entity 1: Reg_RWE" {  } { { "Modules/Reg_RWE.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Reg_RWE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Modules/RegisterFile.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Modules/Mux4x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x2 " "Found entity 1: Mux2x2" {  } { { "Modules/Mux2x2.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Modules/Mux2x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux2x1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16x1 " "Found entity 1: Mux16x1" {  } { { "Modules/Mux16x1.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Mux16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fulladder_o.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fulladder_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_O " "Found entity 1: FullAdder_O" {  } { { "Modules/FullAdder_O.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/FullAdder_O.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Modules/Extender.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder4x16_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder4x16_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16_Cond " "Found entity 1: Decoder4x16_Cond" {  } { { "Modules/Decoder4x16_Cond.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Decoder4x16_Cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstantValueGenerator " "Found entity 1: ConstantValueGenerator" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "Modules/BarrelShifter.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/BarrelShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules/ALU.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.bdf" "" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state MultiCycleMainFSM.v(26) " "Verilog HDL Declaration information at MultiCycleMainFSM.v(26): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "MultiCycleMainFSM.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654354026200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicyclemainfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file multicyclemainfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleMainFSM " "Found entity 1: MultiCycleMainFSM" {  } { { "MultiCycleMainFSM.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/MultiCycleMainFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354026200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654354026241 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst13 " "Block or symbol \"GND\" of instance \"inst13\" overlaps another block or symbol" {  } { { "MultiCycle.bdf" "" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 512 2376 2408 544 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1654354026247 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "RegisterFile inst6 " "Block or symbol \"RegisterFile\" of instance \"inst6\" overlaps another block or symbol" {  } { { "MultiCycle.bdf" "" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 1936 2152 496 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1654354026247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Mux4x1:inst16 " "Elaborating entity \"Mux4x1\" for hierarchy \"Mux4x1:inst16\"" {  } { { "MultiCycle.bdf" "inst16" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 3248 3456 464 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:inst15 " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:inst15\"" {  } { { "MultiCycle.bdf" "inst15" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 2968 3168 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst14 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst14\"" {  } { { "MultiCycle.bdf" "inst14" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 2704 2912 432 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_O ALU:inst14\|FullAdder_O:FullAdder_O_0 " "Elaborating entity \"FullAdder_O\" for hierarchy \"ALU:inst14\|FullAdder_O:FullAdder_O_0\"" {  } { { "Modules/ALU.v" "FullAdder_O_0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 ALU:inst14\|Mux2x1:Mux2x1_FAMOV " "Elaborating entity \"Mux2x1\" for hierarchy \"ALU:inst14\|Mux2x1:Mux2x1_FAMOV\"" {  } { { "Modules/ALU.v" "Mux2x1_FAMOV" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ALU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCycleController MultiCycleController:inst " "Elaborating entity \"MultiCycleController\" for hierarchy \"MultiCycleController:inst\"" {  } { { "MultiCycle.bdf" "inst" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { -8 424 656 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiCycleMainFSM MultiCycleController:inst\|MultiCycleMainFSM:MultiCycleMainFSM_inst0 " "Elaborating entity \"MultiCycleMainFSM\" for hierarchy \"MultiCycleController:inst\|MultiCycleMainFSM:MultiCycleMainFSM_inst0\"" {  } { { "Modules/MultiCycleController.v" "MultiCycleMainFSM_inst0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/MultiCycleController.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:INSTRUCTION " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:INSTRUCTION\"" {  } { { "MultiCycle.bdf" "INSTRUCTION" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 1136 1336 432 "INSTRUCTION" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncMemory SyncMemory:RAM " "Elaborating entity \"SyncMemory\" for hierarchy \"SyncMemory:RAM\"" {  } { { "MultiCycle.bdf" "RAM" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 784 1064 432 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026317 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "e3a00000 SyncMemory.v(26) " "Verilog HDL Display System Task info at SyncMemory.v(26): e3a00000" {  } { { "Modules/SyncMemory.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354026318 "|MultiCycle|SyncMemory:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst2 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst2\"" {  } { { "MultiCycle.bdf" "inst2" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 512 720 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:PC1 " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:PC1\"" {  } { { "MultiCycle.bdf" "PC1" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 264 464 432 "PC1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst6 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst6\"" {  } { { "MultiCycle.bdf" "inst6" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 1936 2152 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16_Cond RegisterFile:inst6\|Decoder4x16_Cond:Decoder4x16_Cond_WE " "Elaborating entity \"Decoder4x16_Cond\" for hierarchy \"RegisterFile:inst6\|Decoder4x16_Cond:Decoder4x16_Cond_WE\"" {  } { { "Modules/RegisterFile.v" "Decoder4x16_Cond_WE" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16x1 RegisterFile:inst6\|Mux16x1:Mux16x1_DO1 " "Elaborating entity \"Mux16x1\" for hierarchy \"RegisterFile:inst6\|Mux16x1:Mux16x1_DO1\"" {  } { { "Modules/RegisterFile.v" "Mux16x1_DO1" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/RegisterFile.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst99 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst99\"" {  } { { "MultiCycle.bdf" "inst99" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 320 1608 1816 432 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:inst5 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:inst5\"" {  } { { "MultiCycle.bdf" "inst5" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 336 1408 1584 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026347 "|MultiCycle|ConstantValueGenerator:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:inst3 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:inst3\"" {  } { { "MultiCycle.bdf" "inst3" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 600 1384 1560 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026348 "|MultiCycle|ConstantValueGenerator:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst23 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst23\"" {  } { { "MultiCycle.bdf" "inst23" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 544 2760 3032 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Shifter.v(18) " "Verilog HDL assignment warning at Shifter.v(18): truncated value with size 16 to match size of target (8)" {  } { { "Modules/Shifter.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026350 "|MultiCycle|Shifter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst7 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst7\"" {  } { { "MultiCycle.bdf" "inst7" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 616 1920 2176 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 Extender.v(14) " "Verilog HDL assignment warning at Extender.v(14): truncated value with size 12 to match size of target (8)" {  } { { "Modules/Extender.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026358 "|MultiCycle|Extender:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 Extender.v(17) " "Verilog HDL assignment warning at Extender.v(17): truncated value with size 24 to match size of target (8)" {  } { { "Modules/Extender.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/Extender.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026358 "|MultiCycle|Extender:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:inst12 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:inst12\"" {  } { { "MultiCycle.bdf" "inst12" { Schematic "D:/EE/EE446/Lab4/MultiCycle/MultiCycle.bdf" { { 656 2184 2360 736 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354026362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (8)" {  } { { "Modules/ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654354026363 "|MultiCycle|ConstantValueGenerator:inst12"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "SyncMemory:RAM\|mem3_rtl_0 " "Inferred dual-clock RAM node \"SyncMemory:RAM\|mem3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654354026720 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "SyncMemory:RAM\|mem2_rtl_0 " "Inferred dual-clock RAM node \"SyncMemory:RAM\|mem2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654354026722 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "SyncMemory:RAM\|mem1_rtl_0 " "Inferred dual-clock RAM node \"SyncMemory:RAM\|mem1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654354026722 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:RAM\|mem0 " "RAM logic \"SyncMemory:RAM\|mem0\" is uninferred due to asynchronous read logic" {  } { { "Modules/SyncMemory.v" "mem0" { Text "D:/EE/EE446/Lab4/MultiCycle/Modules/SyncMemory.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654354026723 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654354026723 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SyncMemory:RAM\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SyncMemory:RAM\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif " "Parameter INIT_FILE set to db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SyncMemory:RAM\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SyncMemory:RAM\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif " "Parameter INIT_FILE set to db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SyncMemory:RAM\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SyncMemory:RAM\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif " "Parameter INIT_FILE set to db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654354027126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654354027126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654354027126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyncMemory:RAM\|altsyncram:mem3_rtl_0 " "Elaborated megafunction instantiation \"SyncMemory:RAM\|altsyncram:mem3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354027327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyncMemory:RAM\|altsyncram:mem3_rtl_0 " "Instantiated megafunction \"SyncMemory:RAM\|altsyncram:mem3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MultiCycle.ram3_SyncMemory_f50ad70b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027328 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654354027328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c1j1 " "Found entity 1: altsyncram_c1j1" {  } { { "db/altsyncram_c1j1.tdf" "" { Text "D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_c1j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354027385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354027385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyncMemory:RAM\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"SyncMemory:RAM\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354027442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyncMemory:RAM\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"SyncMemory:RAM\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MultiCycle.ram2_SyncMemory_f50ad70b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027442 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654354027442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1j1 " "Found entity 1: altsyncram_b1j1" {  } { { "db/altsyncram_b1j1.tdf" "" { Text "D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_b1j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354027492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354027492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyncMemory:RAM\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"SyncMemory:RAM\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354027530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyncMemory:RAM\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"SyncMemory:RAM\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MultiCycle.ram1_SyncMemory_f50ad70b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654354027530 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654354027530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1j1 " "Found entity 1: altsyncram_a1j1" {  } { { "db/altsyncram_a1j1.tdf" "" { Text "D:/EE/EE446/Lab4/MultiCycle/db/altsyncram_a1j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654354027581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354027581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654354028533 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654354030011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle_8bit.map.smsg " "Generated suppressed messages file D:/EE/EE446/Lab4/MultiCycle/output_files/MultiCycle_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354030094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654354030261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654354030261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1216 " "Implemented 1216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654354030414 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654354030414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1182 " "Implemented 1182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654354030414 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654354030414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654354030414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654354030435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 17:47:10 2022 " "Processing ended: Sat Jun  4 17:47:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654354030435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654354030435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654354030435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654354030435 ""}
