
---------- Begin Simulation Statistics ----------
final_tick                               278377364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271983                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689656                       # Number of bytes of host memory used
host_op_rate                                   271993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   367.67                       # Real time elapsed on the host
host_tick_rate                              757138469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.278377                       # Number of seconds simulated
sim_ticks                                278377364500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.567547                       # CPI: cycles per instruction
system.cpu.discardedOps                         21151                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       434980814                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179612                       # IPC: instructions per cycle
system.cpu.numCycles                        556754729                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       121773915                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2909788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5885712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2973342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5949329                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            600                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2909477                       # Transaction distribution
system.membus.trans_dist::CleanEvict              311                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2974987                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2974987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           937                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8861636                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8861636                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188332832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188332832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2975924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2975924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2975924                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11711780000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10422657938                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5882444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          217                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2974987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2974987                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8923468                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8925317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190340448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190373504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2910388                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93103264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5886376                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010328                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5885751     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    624      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5886376                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4461256500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2975174994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            816000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       58                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      58                       # number of overall hits
system.l2.demand_misses::.cpu.inst                768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975162                       # number of demand (read+write) misses
system.l2.demand_misses::total                2975930                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               768                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975162                       # number of overall misses
system.l2.overall_misses::total               2975930                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 226763007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     226820231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 226763007500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    226820231000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2975172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2975988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2975172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2975988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74509.765625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76218.709267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76218.268239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74509.765625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76218.709267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76218.268239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2909477                       # number of writebacks
system.l2.writebacks::total                   2909477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2975924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2975924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49543500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 197011053500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197060597000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49543500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 197011053500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 197060597000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64509.765625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66218.730547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66218.289513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64509.765625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66218.730547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66218.289513                       # average overall mshr miss latency
system.l2.replacements                        2910388                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2972967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2972967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2972967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2972967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          209                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              209                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          209                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          209                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         2974987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2974987                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 226749799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  226749799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2974987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2974987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76218.752889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76218.752889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2974987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 196999929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 196999929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66218.752889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66218.752889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74509.765625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74509.765625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49543500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49543500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64509.765625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64509.765625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.945946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.945946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75477.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75477.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11124500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11124500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.913514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.913514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65825.443787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65825.443787                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64840.212906                       # Cycle average of tags in use
system.l2.tags.total_refs                     5949299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2975924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999143                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        15.487951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64824.724955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        54859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50570364                       # Number of tag accesses
system.l2.tags.data_accesses                 50570364                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1459682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000178685492                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90918                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90918                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8843317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1369422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2975924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2909477                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2975924                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2909477                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1449795                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2975924                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2909477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  90919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  90919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  90919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  90919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  90918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        90918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.731890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.998047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    218.169855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        90917    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-67583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90918                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.325057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88444     97.28%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.01%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2467      2.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90918                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95229568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93103264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    342.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    334.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  278377344000                       # Total gap between requests
system.mem_ctrls.avgGap                      47299.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95204992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     46708128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 88283.039981147609                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 341999760.544467687607                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 167787090.318544924259                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975156                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2909477                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17992760                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  75015664434                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15418852375854                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23428.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25214.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5299527.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95204992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95229568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93103264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93103264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          768                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975156                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2975924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2909477                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2909477                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        88283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    341999761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        342088044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        88283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        88283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    334449836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       334449836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    334449836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        88283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    341999761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       676537880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2975924                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1459629                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        92985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        92946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        92936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        92986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        93041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        93008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        92985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        92959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        92940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        93269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        93204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        92937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        92937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        92944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        92939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        92933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        45615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        45615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        45615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        45615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        45622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        45447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        45623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        45623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        45441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        45448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        45447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        45616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        45623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        45622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        45616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        45444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        45480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        45642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        45638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        45791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        45850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        45568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        45744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        45744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        45688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        45786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        45784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        45609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        45440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        45609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        45784                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             22978794586                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            9915778768                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        75033657194                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7721.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25213.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2742036                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1315099                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       378416                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   750.164137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   619.959673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   326.528726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24735      6.54%      6.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15024      3.97%     10.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12165      3.21%     13.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        34121      9.02%     22.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        36598      9.67%     32.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        34832      9.20%     41.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15501      4.10%     45.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        23987      6.34%     52.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       181453     47.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       378416                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190459136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93416256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              684.176087                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              335.574181                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    296156689.920029                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    522824958.331189                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   4082799250.789892                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1723528672.656009                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 24164539320.390526                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 69475430261.370529                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 42899638461.920906                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  143164917615.371246                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.283616                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 129977715658                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12513900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 135885748842                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    293939257.248025                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    518915842.603189                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4079869831.026703                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1719817877.568017                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 24164539320.390526                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 69544386945.658447                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 42852033847.386047                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  143173502921.873199                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.314456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 129809842480                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12513900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 136053622020                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      9634859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9634859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9634859                       # number of overall hits
system.cpu.icache.overall_hits::total         9634859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            816                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          816                       # number of overall misses
system.cpu.icache.overall_misses::total           816                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59777500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59777500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59777500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59777500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9635675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9635675                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9635675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9635675                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73256.740196                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73256.740196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73256.740196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73256.740196                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58961500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58961500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72256.740196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72256.740196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72256.740196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72256.740196                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9634859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9634859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           816                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59777500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9635675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9635675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73256.740196                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73256.740196                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72256.740196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72256.740196                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           598.925329                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9635675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11808.425245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.925329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.584888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.584888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          599                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19272166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19272166                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22784.numOps               100003630                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42845172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42845172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42845202                       # number of overall hits
system.cpu.dcache.overall_hits::total        42845202                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5950098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5950098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5950120                       # number of overall misses
system.cpu.dcache.overall_misses::total       5950120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 451115047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 451115047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 451115047000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 451115047000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75816.406217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75816.406217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75816.125893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75816.125893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2972967                       # number of writebacks
system.cpu.dcache.writebacks::total           2972967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2974950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2974950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2974950                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2974950                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2975148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2975148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2975170                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2975170                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 231224109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 231224109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 231225743000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 231225743000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77718.523247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77718.523247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77718.497767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77718.497767                       # average overall mshr miss latency
system.cpu.dcache.replacements                2973124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702535                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74440.476190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74440.476190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73465.838509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73465.838509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7142637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7142637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5949930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5949930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 451102541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 451102541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75816.445067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75816.445067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2974943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2974943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2974987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2974987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 231212281000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 231212281000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77718.753393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77718.753393                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.423077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1634000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1634000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.423077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74272.727273                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.909727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45820400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2975172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.400925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.909727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          961                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          979                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100565872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100565872                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  606282                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604317                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601430                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841464                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     541                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                172                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49664528                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37087492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161014                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 278377364500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
