<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/x86/drivers/quarkX1000/eth.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_0652dc4e159249f401eedea4a68db025.html">x86</a></li><li class="navelem"><a class="el" href="dir_986d31fba0ee5c6cb4a998f5cd335cbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_239fc95676dd0e7edeaec9e1cf5f3aad.html">quarkX1000</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">eth.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="eth_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015, Intel Corporation. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;contiki-net.h&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;dma.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eth_8h.html">eth.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="helpers_8h.html">helpers.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="syscalls_8h.html">syscalls.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;net/ip/uip.h&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pci_8h.html">pci.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="eth_8c.html#af2335e34cc48a508b5d6c815d7747cf5">   42</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="structdom__client__data.html">pci_driver_t</a> <a class="code" href="eth_8c.html#af2335e34cc48a508b5d6c815d7747cf5">quarkX1000_eth_driver_t</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="eth_8c.html#a6bcff67b0dfcad6e7b947fef53aa2e3d">   44</a></span>&#160;<span class="comment">/* Refer to Intel Quark SoC X1000 Datasheet, Chapter 15 for more details on</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * Ethernet device operation.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__rf-core-ieee.html#ga03f935dc6559eb6fdecd1ba2f335495a">   46</a></span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * This driver puts the Ethernet device into a very simple and space-efficient</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="eth_8c.html#aa9516d8d7cfe060690c5f17c1075f7ef">   48</a></span>&#160;<span class="comment"> * mode of operation.  It only allocates a single packet descriptor for each of</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * the transmit and receive directions, computes checksums on the CPU, and</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="eth_8c.html#a84086f35822340157ea73f53facc0408">   50</a></span>&#160;<span class="comment"> * enables store-and-forward mode for both transmit and receive directions.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Transmit descriptor */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html">   54</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structquarkX1000__eth__tx__desc.html">quarkX1000_eth_tx_desc</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">/* First word of transmit descriptor */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="comment">/* Only valid in half-duplex mode. */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ab42d25bc1fb6e1ea7a1517bb475a60f6">   59</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ab42d25bc1fb6e1ea7a1517bb475a60f6">deferred_bit</a>      : 1;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a2f36c2f2b6f781026a23d403419f26d8">   60</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a2f36c2f2b6f781026a23d403419f26d8">err_underflow</a>     : 1;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#aeed359d7203fab4188da4fc38bab423b">   61</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#aeed359d7203fab4188da4fc38bab423b">err_excess_defer</a>  : 1;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a80a3ea9f2fb6b13bef9f3d91bb33bbd2">   62</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a80a3ea9f2fb6b13bef9f3d91bb33bbd2">coll_cnt_slot_num</a> : 4;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a1645a5b4f537b3a8588d05e0f1f6805e">   63</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a1645a5b4f537b3a8588d05e0f1f6805e">vlan_frm</a>          : 1;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a659dc19485ab99693951d651015f3768">   64</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a659dc19485ab99693951d651015f3768">err_excess_coll</a>   : 1;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#aa1bab29985544cac122cd1fded1bbdf5">   65</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#aa1bab29985544cac122cd1fded1bbdf5">err_late_coll</a>     : 1;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="eth_8c.html#a6b50821d2d3c2feacb78b6d4b878ee5e">   66</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#af83def36cef9714b5e8c3ac23c1b644c">err_no_carrier</a>    : 1;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a7afcc24957d8130f1051d8104b3a02e8">   67</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a7afcc24957d8130f1051d8104b3a02e8">err_carrier_loss</a>  : 1;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ad19bdcc93281bebbb71da9284b6525c1">   68</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ad19bdcc93281bebbb71da9284b6525c1">err_ip_payload</a>    : 1;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ad0667b96c1221f96e4249b4e9ce48abd">   69</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ad0667b96c1221f96e4249b4e9ce48abd">err_frm_flushed</a>   : 1;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a3b037b46e02ac4c2c980a251364d2add">   70</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a3b037b46e02ac4c2c980a251364d2add">err_jabber_tout</a>   : 1;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="comment">/* OR of all other error bits. */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a4212c0f12140c85cfc19c13edc3d03ea">   72</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a4212c0f12140c85cfc19c13edc3d03ea">err_summary</a>       : 1;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a343df870e13e4d8d7d7226e93d81c895">   73</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a343df870e13e4d8d7d7226e93d81c895">err_ip_hdr</a>        : 1;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#aade3a0594e2e5d33e782c9077ebdd828">   74</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#aade3a0594e2e5d33e782c9077ebdd828">tx_timestamp_stat</a> : 1;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a693baac2cae669a2c3b71b341c2185f7">   75</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a693baac2cae669a2c3b71b341c2185f7">vlan_ins_ctrl</a>     : 2;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a65df973afc5bed3964c2a55a786d10b0">   76</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a65df973afc5bed3964c2a55a786d10b0">addr2_chained</a>     : 1;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ad861107b905e6736bd5abb547fb25972">   77</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ad861107b905e6736bd5abb547fb25972">tx_end_of_ring</a>    : 1;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a8d42cae6fde51f69e359e04785545539">   78</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a8d42cae6fde51f69e359e04785545539">chksum_ins_ctrl</a>   : 2;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ae4cfffdc88c587f267d14a7d62e1f043">   79</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ae4cfffdc88c587f267d14a7d62e1f043">replace_crc</a>       : 1;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a1a3b71dcbe603c83fca350dd2a4c25b1">   80</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a1a3b71dcbe603c83fca350dd2a4c25b1">tx_timestamp_en</a>   : 1;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#adbe1866abd03c1b847b735db5a9e4d72">   81</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#adbe1866abd03c1b847b735db5a9e4d72">dis_pad</a>           : 1;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a243d9c6c3e3009c91b274b79dbc1e7a5">   82</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a243d9c6c3e3009c91b274b79dbc1e7a5">dis_crc</a>           : 1;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a83fd01076444e494755e8742d27f15ba">   83</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a83fd01076444e494755e8742d27f15ba">first_seg_in_frm</a>  : 1;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a4a82634a62d7a5e53604e8bc3ed00397">   84</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a4a82634a62d7a5e53604e8bc3ed00397">last_seg_in_frm</a>   : 1;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#aef7b4fe729f0c1a4a8f9c2aa017d52cf">   85</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#aef7b4fe729f0c1a4a8f9c2aa017d52cf">intr_on_complete</a>  : 1;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="comment">/* When set, descriptor is owned by DMA. */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ac403b6aca4774c6f6246c87473ae3e9b">   87</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ac403b6aca4774c6f6246c87473ae3e9b">own</a>               : 1;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    };</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">   89</a></span>&#160;    <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  };</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">/* Second word of transmit descriptor */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ab592467214bfcef0025724133a58eaff">   94</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ab592467214bfcef0025724133a58eaff">tx_buf1_sz</a>        : 13;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a2873b30ae4a39c06fbb665b9d4e1b7b2">   95</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>                   : 3;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a616fa2a61c78953d2a225cfe1943df2e">   96</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a616fa2a61c78953d2a225cfe1943df2e">tx_buf2_sz</a>        : 13;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a714ead3097eeb4ffebfd568c0e197088">   97</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#a714ead3097eeb4ffebfd568c0e197088">src_addr_ins_ctrl</a> : 3;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    };</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">   99</a></span>&#160;    <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  };</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">/* Pointer to frame data buffer */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a13a24727b51c2aa2cd14805b2651be8b">  102</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *<a class="code" href="structquarkX1000__eth__tx__desc.html#a13a24727b51c2aa2cd14805b2651be8b">buf1_ptr</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">/* Unused, since this driver initializes only a single descriptor for each</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">   * direction.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__tx__desc.html#a14b7db73cf59ea24fd743dae3a4f0b89">  106</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *<a class="code" href="structquarkX1000__eth__tx__desc.html#a14b7db73cf59ea24fd743dae3a4f0b89">buf2_ptr</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;} <a class="code" href="eth_8c.html#acbd822489848217ab82aa6193d0e7b3e">quarkX1000_eth_tx_desc_t</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Transmit descriptor */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html">  110</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structquarkX1000__eth__rx__desc.html">quarkX1000_eth_rx_desc</a> {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">/* First word of receive descriptor */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#aae50c7db057a331a90acdb0841324210">  114</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#aae50c7db057a331a90acdb0841324210">ext_stat</a>          : 1;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a56b78a7722d9f7eb5a6d5a83894ae506">  115</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a56b78a7722d9f7eb5a6d5a83894ae506">err_crc</a>           : 1;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a26e750ee97a53c879854d7bbfda53786">  116</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a26e750ee97a53c879854d7bbfda53786">err_dribble_bit</a>   : 1;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#aea4c1fce79f50b81393ae1f898b85273">  117</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#aea4c1fce79f50b81393ae1f898b85273">err_rx_mii</a>        : 1;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#aee712f6b0839b3aecab0cf3c649ab69f">  118</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#aee712f6b0839b3aecab0cf3c649ab69f">err_rx_wdt</a>        : 1;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a7ac4b4b9358d657d217706220af9b835">  119</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a7ac4b4b9358d657d217706220af9b835">frm_type</a>          : 1;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a3d1447f1977b35deb82b8c113dbcd391">  120</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a3d1447f1977b35deb82b8c113dbcd391">err_late_coll</a>     : 1;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a371b8d15e5dd507fda996bccd20c1381">  121</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a371b8d15e5dd507fda996bccd20c1381">giant_frm</a>         : 1;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a27b55c8e71c9e2534eb01d557de3adbd">  122</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a27b55c8e71c9e2534eb01d557de3adbd">last_desc</a>         : 1;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a958a0934410ec9d699dde9d91bb5ceb1">  123</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a958a0934410ec9d699dde9d91bb5ceb1">first_desc</a>        : 1;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#ac3e6d4855438b845a7e5ad888036c6a2">  124</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#ac3e6d4855438b845a7e5ad888036c6a2">vlan_tag</a>          : 1;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a888656f21ca4a753989180c64a24ad32">  125</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a888656f21ca4a753989180c64a24ad32">err_overflow</a>      : 1;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a26a0aeaeea6c6d14df8f6830a7484644">  126</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a26a0aeaeea6c6d14df8f6830a7484644">length_err</a>        : 1;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a7226663369f11d8fb7677ea30b971ed8">  127</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a7226663369f11d8fb7677ea30b971ed8">s_addr_filt_fail</a>  : 1;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a63232bfa918502e37bc26d18344ec89d">  128</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a63232bfa918502e37bc26d18344ec89d">err_desc</a>          : 1;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#aef4f649237a0592e3a343bc7d1c634a6">  129</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#aef4f649237a0592e3a343bc7d1c634a6">err_summary</a>       : 1;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a675bce690a8abe26686dce18e4c2ba95">  130</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a675bce690a8abe26686dce18e4c2ba95">frm_len</a>           : 14;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a30a10350ca5365b12791c2c3826ed544">  131</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a30a10350ca5365b12791c2c3826ed544">d_addr_filt_fail</a>  : 1;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">  132</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">own</a>               : 1;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    };</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">  134</a></span>&#160;    <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  };</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">/* Second word of receive descriptor */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a29be7583b212e438e9ae47327b2f2aca">  139</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a29be7583b212e438e9ae47327b2f2aca">rx_buf1_sz</a>        : 13;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a22aeb072bf4365aa56d4e5a15cc02ac5">  140</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>                   : 1;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#adb4fa257b6c68d42e12a5219976ef156">  141</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#adb4fa257b6c68d42e12a5219976ef156">addr2_chained</a>     : 1;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a2da8eb8357b6b947010ba4f9975d6d4a">  142</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a2da8eb8357b6b947010ba4f9975d6d4a">rx_end_of_ring</a>    : 1;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#ad0e0dbafe06528dd573bec06332955b0">  143</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#ad0e0dbafe06528dd573bec06332955b0">rx_buf2_sz</a>        : 13;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a0d36d5f1166514c35f6c735cd05d76cc">  144</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>                   : 2;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#ace92c3e7f33d87a64c73fda796676b23">  145</a></span>&#160;      <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#ace92c3e7f33d87a64c73fda796676b23">dis_int_compl</a>     : 1;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    };</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">  147</a></span>&#160;    <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">rdes1</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  };</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">/* Pointer to frame data buffer */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#a9a8d73102e81b9a4ad8af46faf632449">  150</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *<a class="code" href="structquarkX1000__eth__rx__desc.html#a9a8d73102e81b9a4ad8af46faf632449">buf1_ptr</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">/* Unused, since this driver initializes only a single descriptor for each</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">   * direction.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__rx__desc.html#aede26c96f4f431bab3bd1af2aa2d3257">  154</a></span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *<a class="code" href="structquarkX1000__eth__rx__desc.html#aede26c96f4f431bab3bd1af2aa2d3257">buf2_ptr</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <a class="code" href="eth_8c.html#a1edfec5485e2b91c783f87297f1b478f">quarkX1000_eth_rx_desc_t</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Driver metadata associated with each Ethernet device */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html">  158</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structquarkX1000__eth__meta.html">quarkX1000_eth_meta</a> {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">/* Transmit descriptor */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html#a352992098737191e510a760e50edc45c">  160</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="structquarkX1000__eth__tx__desc.html">quarkX1000_eth_tx_desc_t</a> <a class="code" href="structquarkX1000__eth__meta.html#a352992098737191e510a760e50edc45c">tx_desc</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">/* Transmit DMA packet buffer */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html#a928ea5476ff384a2d456088945a7bb73">  162</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group__rf-core-ieee.html#ga03f935dc6559eb6fdecd1ba2f335495a">tx_buf</a>[<a class="code" href="helpers_8h.html#a6b811e57911aa71765bca83878608bd9">ALIGN</a>(UIP_BUFSIZE, 4)];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">/* Receive descriptor */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html#a1ae771847686c408a74ce72d183f9406">  164</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="structquarkX1000__eth__rx__desc.html">quarkX1000_eth_rx_desc_t</a> <a class="code" href="structquarkX1000__eth__meta.html#a1ae771847686c408a74ce72d183f9406">rx_desc</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">/* Receive DMA packet buffer */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html#a44c0f67d883773fd0976549b2a2e8c38">  166</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="eth_8c.html#a84086f35822340157ea73f53facc0408">rx_buf</a>[<a class="code" href="helpers_8h.html#a6b811e57911aa71765bca83878608bd9">ALIGN</a>(UIP_BUFSIZE, 4)];</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#if X86_CONF_PROT_DOMAINS == X86_CONF_PROT_DOMAINS__PAGING</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">/* Domain-defined metadata must fill an even number of pages, since that is</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">   * the minimum granularity of access control supported by paging.  However,</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">   * using the &quot;aligned(4096)&quot; attribute causes the alignment of the kernel</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">   * data section to increase, which causes problems when generating UEFI</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">   * binaries, as is described in the linker script.  Thus, it is necessary</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">   * to manually pad the structure to fill a page.  This only works if the</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">   * sizes of the actual fields of the structure are collectively less than a</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">   * page.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="eth_8c.html#a6b50821d2d3c2feacb78b6d4b878ee5e">pad</a>[<a class="code" href="paging_8h.html#a910f72776febd97090da103cf0f814d5">MIN_PAGE_SIZE</a> -</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;              (<span class="keyword">sizeof</span>(<a class="code" href="eth_8c.html#acbd822489848217ab82aa6193d0e7b3e">quarkX1000_eth_tx_desc_t</a>) +</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;               <a class="code" href="helpers_8h.html#a6b811e57911aa71765bca83878608bd9">ALIGN</a>(UIP_BUFSIZE, 4) +</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;               <span class="keyword">sizeof</span>(<a class="code" href="eth_8c.html#a1edfec5485e2b91c783f87297f1b478f">quarkX1000_eth_rx_desc_t</a>) +</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structquarkX1000__eth__meta.html#a55c569b78101e6282329120975d326ae">  182</a></span>&#160;               <a class="code" href="helpers_8h.html#a6b811e57911aa71765bca83878608bd9">ALIGN</a>(UIP_BUFSIZE, 4))];</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__zoul-iaq-sensor.html#ga82f16d303804e1c78fe55141759b069c">  184</a></span>&#160;} <a class="code" href="structquarkX1000__eth__tx__desc.html#a36b75cda534d5fe92d22a96f2e272299">__attribute__</a>((packed)) quarkX1000_eth_meta_t;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LOG_PFX &quot;quarkX1000_eth: &quot;</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define MMIO_SZ 0x2000</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define MAC_CONF_14_RMII_100M          BIT(14)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define MAC_CONF_11_DUPLEX             BIT(11)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define MAC_CONF_3_TX_EN               BIT(3)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define MAC_CONF_2_RX_EN               BIT(2)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define OP_MODE_25_RX_STORE_N_FORWARD  BIT(25)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define OP_MODE_21_TX_STORE_N_FORWARD  BIT(21)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define OP_MODE_13_START_TX            BIT(13)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define OP_MODE_1_START_RX             BIT(1)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define REG_ADDR_MAC_CONF              0x0000</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define REG_ADDR_MACADDR_HI            0x0040</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define REG_ADDR_MACADDR_LO            0x0044</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define REG_ADDR_TX_POLL_DEMAND        0x1004</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define REG_ADDR_RX_POLL_DEMAND        0x1008</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define REG_ADDR_RX_DESC_LIST          0x100C</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define REG_ADDR_TX_DESC_LIST          0x1010</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define REG_ADDR_DMA_OPERATION         0x1018</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<a class="code" href="prot-domains_8h.html#a96f48373e3e3da1363b32732a1925d1c">PROT_DOMAINS_ALLOC</a>(<a class="code" href="structdom__client__data.html">quarkX1000_eth_driver_t</a>, drv);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">static</span> quarkX1000_eth_meta_t <a class="code" href="x86_2dma_8h.html#a7ebe5d6b534b0e31d1da70fda81abfb2">ATTR_BSS_DMA</a> <a class="code" href="paging-prot-domains_8h.html#a675a39fbfef2782efe186a18fdab4542">meta</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">void</span> quarkX1000_eth_setup(uintptr_t meta_phys_base);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<a class="code" href="eth_8c.html#adae54253b44c23cbab8d07c0b539b01f">SYSCALLS_DEFINE_SINGLETON</a>(quarkX1000_eth_setup, drv, uintptr_t meta_phys_base)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="structuip__eth__addr.html">uip_eth_addr</a> mac_addr;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> mac_tmp1, mac_tmp2;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="structquarkX1000__eth__rx__desc.html">quarkX1000_eth_rx_desc_t</a> <a class="code" href="eth_8c.html#aa9516d8d7cfe060690c5f17c1075f7ef">rx_desc</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="structquarkX1000__eth__tx__desc.html">quarkX1000_eth_tx_desc_t</a> <a class="code" href="eth_8c.html#a6bcff67b0dfcad6e7b947fef53aa2e3d">tx_desc</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *loc_meta =</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    (quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *)<a class="code" href="multi-segment_8h.html#af35e4a3f02f1e1355b1992d98e963697">PROT_DOMAINS_META</a>(drv);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">/* Read the MAC address from the device. */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="pci_8h.html#a984553378726171f561a7513f6d9ac77">PCI_MMIO_READL</a>(drv, mac_tmp1, <a class="code" href="eth_8c.html#a1a72c6f70725ddb397be8baa8ed30e2f">REG_ADDR_MACADDR_HI</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="pci_8h.html#a984553378726171f561a7513f6d9ac77">PCI_MMIO_READL</a>(drv, mac_tmp2, <a class="code" href="eth_8c.html#a37fd5c589dadd42a033c1a31e16af42f">REG_ADDR_MACADDR_LO</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">/* Convert the data read from the device into the format expected by</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">   * Contiki.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[5] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(mac_tmp1 &gt;&gt; 8);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[4] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)mac_tmp1;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[3] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(mac_tmp2 &gt;&gt; 24);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[2] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(mac_tmp2 &gt;&gt; 16);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[1] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(mac_tmp2 &gt;&gt; 8);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[0] = (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)mac_tmp2;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a>(<a class="code" href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a> <span class="stringliteral">&quot;MAC address = %02x:%02x:%02x:%02x:%02x:%02x.\n&quot;</span>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[0],</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[1],</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[2],</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[3],</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[4],</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;         mac_addr.<a class="code" href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">addr</a>[5]</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;         );</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  uip_setethaddr(mac_addr);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">/* Initialize transmit descriptor. */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a> = 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a> = 0;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ad861107b905e6736bd5abb547fb25972">tx_end_of_ring</a> = 1;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#a83fd01076444e494755e8742d27f15ba">first_seg_in_frm</a> = 1;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#a4a82634a62d7a5e53604e8bc3ed00397">last_seg_in_frm</a> = 1;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ad861107b905e6736bd5abb547fb25972">tx_end_of_ring</a> = 1;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.tdes0, tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.tdes1, tx_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.buf1_ptr,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;              (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)<a class="code" href="paging-prot-domains_8h.html#aa118b10bad77e2ea31117f6b1c1ffd3f">PROT_DOMAINS_META_OFF_TO_PHYS</a>(</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                (uintptr_t)&amp;loc_meta-&gt;tx_buf, meta_phys_base));</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.buf2_ptr, 0);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">/* Initialize receive descriptor. */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a> = 0;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">rdes1</a> = 0;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">own</a> = 1;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a958a0934410ec9d699dde9d91bb5ceb1">first_desc</a> = 1;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a27b55c8e71c9e2534eb01d557de3adbd">last_desc</a> = 1;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a29be7583b212e438e9ae47327b2f2aca">rx_buf1_sz</a> = UIP_BUFSIZE;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a2da8eb8357b6b947010ba4f9975d6d4a">rx_end_of_ring</a> = 1;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;rx_desc.rdes0, rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;rx_desc.rdes1, rx_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">rdes1</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;rx_desc.buf1_ptr,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;              (<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)<a class="code" href="paging-prot-domains_8h.html#aa118b10bad77e2ea31117f6b1c1ffd3f">PROT_DOMAINS_META_OFF_TO_PHYS</a>(</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                (uintptr_t)&amp;loc_meta-&gt;rx_buf, meta_phys_base));</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;rx_desc.buf2_ptr, 0);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">/* Install transmit and receive descriptors. */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a38c3aabacd12b6721ea2a21dc273ef2d">REG_ADDR_RX_DESC_LIST</a>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                  <a class="code" href="paging-prot-domains_8h.html#aa118b10bad77e2ea31117f6b1c1ffd3f">PROT_DOMAINS_META_OFF_TO_PHYS</a>(</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    (uintptr_t)&amp;loc_meta-&gt;rx_desc, meta_phys_base));</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a23e41eb1c64e423f5614e32a7bee39da">REG_ADDR_TX_DESC_LIST</a>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                  <a class="code" href="paging-prot-domains_8h.html#aa118b10bad77e2ea31117f6b1c1ffd3f">PROT_DOMAINS_META_OFF_TO_PHYS</a>(</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    (uintptr_t)&amp;loc_meta-&gt;tx_desc, meta_phys_base));</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a98440d6d5ea21c24b386ba28228707b6">REG_ADDR_MAC_CONF</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                  <span class="comment">/* Set the RMII speed to 100Mbps */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                  <a class="code" href="eth_8c.html#a7a767abc0a7631b85c91f4644a9a0ac5">MAC_CONF_14_RMII_100M</a> |</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                  <span class="comment">/* Enable full-duplex mode */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                  <a class="code" href="eth_8c.html#a2f399ddd65970a433a20241ba21b3f24">MAC_CONF_11_DUPLEX</a> |</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                  <span class="comment">/* Enable transmitter */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                  <a class="code" href="eth_8c.html#acb427aa5e011b300c78b0c6b40c56dc4">MAC_CONF_3_TX_EN</a> |</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                  <span class="comment">/* Enable receiver */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                  <a class="code" href="eth_8c.html#a8d84daedb7aad7386fa86ef2d77159ac">MAC_CONF_2_RX_EN</a>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a55e51dbb1d86a2e48e48136e08ec022d">REG_ADDR_DMA_OPERATION</a>,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                  <span class="comment">/* Enable receive store-and-forward mode for simplicity. */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                  <a class="code" href="eth_8c.html#a9eadc1ff13d24bbb4e3ec6d9ff2f3437">OP_MODE_25_RX_STORE_N_FORWARD</a> |</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                  <span class="comment">/* Enable transmit store-and-forward mode for simplicity. */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                  <a class="code" href="eth_8c.html#a3e5d527d3ef8dfdf6bae76d56f582acf">OP_MODE_21_TX_STORE_N_FORWARD</a> |</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                  <span class="comment">/* Place the transmitter state machine in the Running</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">                     state. */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                  <a class="code" href="eth_8c.html#a8c64e954cb10fa28dd94587ef2bc5068">OP_MODE_13_START_TX</a> |</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                  <span class="comment">/* Place the receiver state machine in the Running state. */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                  <a class="code" href="eth_8c.html#a9535764be21ec900d8ae8971b5056b3e">OP_MODE_1_START_RX</a>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a>(<a class="code" href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a> <span class="stringliteral">&quot;Enabled 100M full-duplex mode.\n&quot;</span>);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="eth_8c.html#adae54253b44c23cbab8d07c0b539b01f">  331</a></span>&#160;<a class="code" href="eth_8c.html#adae54253b44c23cbab8d07c0b539b01f">SYSCALLS_DEFINE_SINGLETON</a>(<a class="code" href="eth_8h.html#a1eb8e72979e1dbee936b961891a23c98">quarkX1000_eth_poll</a>, drv, <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> * frame_len)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *loc_frame_len;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> frm_len = 0;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="structquarkX1000__eth__rx__desc.html">quarkX1000_eth_rx_desc_t</a> tmp_desc;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *loc_meta =</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    (quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *)<a class="code" href="multi-segment_8h.html#af35e4a3f02f1e1355b1992d98e963697">PROT_DOMAINS_META</a>(drv);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="syscalls_8h.html#a8a5f41f75da09cf78cfa99fbb53f1f82">PROT_DOMAINS_VALIDATE_PTR</a>(loc_frame_len, frame_len, <span class="keyword">sizeof</span>(*frame_len));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="multi-segment_8h.html#a2849ff9b8efeb61ebdda2b0f1e664635">META_READL</a>(tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a>, loc_meta-&gt;rx_desc.rdes0);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Check whether the RX descriptor is still owned by the device.  If not,</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">   * process the received frame or an error that may have occurred.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">if</span>(tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">own</a> == 0) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="multi-segment_8h.html#a2849ff9b8efeb61ebdda2b0f1e664635">META_READL</a>(tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">rdes1</a>, loc_meta-&gt;rx_desc.rdes1);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">if</span>(tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#aef4f649237a0592e3a343bc7d1c634a6">err_summary</a>) {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      fprintf(stderr,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;              <a class="code" href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a> <span class="stringliteral">&quot;Error receiving frame: RDES0 = %08x, RDES1 = %08x.\n&quot;</span>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;              tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a>, tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">rdes1</a>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <a class="code" href="tcp__loader2_8c.html#ad7bb8703067a69abb4397c55e260a180">assert</a>(0);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    frm_len = tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a675bce690a8abe26686dce18e4c2ba95">frm_len</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="tcp__loader2_8c.html#ad7bb8703067a69abb4397c55e260a180">assert</a>(frm_len &lt;= UIP_BUFSIZE);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="multi-segment_8h.html#a74b210049f5984efc34fe74b0a263368">MEMCPY_FROM_META</a>(<a class="code" href="tools_2stm32w_2wpcapslip6_2fakeuip_8c.html#ae638fb443434c34dcf95d9fea465ae54">uip_buf</a>, loc_meta-&gt;rx_buf, frm_len);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">/* Return ownership of the RX descriptor to the device. */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">own</a> = 1;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;rx_desc.rdes0, tmp_desc.<a class="code" href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">rdes0</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">/* Request that the device check for an available RX descriptor, since</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">     * ownership of the descriptor was just transferred to the device.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a756fb9204f9ef8a5ced12215b560199c">REG_ADDR_RX_POLL_DEMAND</a>, 1);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  }</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  *loc_frame_len = frm_len;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;}</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="eth_8c.html#ac3c808497a839c0bc5bec95919ea45d2">  386</a></span>&#160;<a class="code" href="eth_8c.html#adae54253b44c23cbab8d07c0b539b01f">SYSCALLS_DEFINE_SINGLETON</a>(<a class="code" href="eth_8h.html#a9ba77c0dffcd955f5705f1454d5e9ab5">quarkX1000_eth_send</a>, drv)</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="structquarkX1000__eth__tx__desc.html">quarkX1000_eth_tx_desc_t</a> tmp_desc;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *loc_meta =</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    (quarkX1000_eth_meta_t <a class="code" href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a> *)<a class="code" href="multi-segment_8h.html#af35e4a3f02f1e1355b1992d98e963697">PROT_DOMAINS_META</a>(drv);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">/* Wait until the TX descriptor is no longer owned by the device. */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="multi-segment_8h.html#a2849ff9b8efeb61ebdda2b0f1e664635">META_READL</a>(tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a>, loc_meta-&gt;tx_desc.tdes0);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  } <span class="keywordflow">while</span>(tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ac403b6aca4774c6f6246c87473ae3e9b">own</a> == 1);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="multi-segment_8h.html#a2849ff9b8efeb61ebdda2b0f1e664635">META_READL</a>(tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a>, loc_meta-&gt;tx_desc.tdes1);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">/* Check whether an error occurred transmitting the previous frame. */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span>(tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#a4212c0f12140c85cfc19c13edc3d03ea">err_summary</a>) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    fprintf(stderr,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            <a class="code" href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a> <span class="stringliteral">&quot;Error transmitting frame: TDES0 = %08x, TDES1 = %08x.\n&quot;</span>,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a>, tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="tcp__loader2_8c.html#ad7bb8703067a69abb4397c55e260a180">assert</a>(0);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">/* Transmit the next frame. */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="tcp__loader2_8c.html#ad7bb8703067a69abb4397c55e260a180">assert</a>(<a class="code" href="tcp__loader_8c.html#a0941a425be3e4278b7689321fb0ffd65">uip_len</a> &lt;= UIP_BUFSIZE);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="multi-segment_8h.html#abb7db7aa71f3884768e0954211924ef6">MEMCPY_TO_META</a>(loc_meta-&gt;tx_buf, <a class="code" href="tools_2stm32w_2wpcapslip6_2fakeuip_8c.html#ae638fb443434c34dcf95d9fea465ae54">uip_buf</a>, <a class="code" href="tcp__loader_8c.html#a0941a425be3e4278b7689321fb0ffd65">uip_len</a>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab592467214bfcef0025724133a58eaff">tx_buf1_sz</a> = <a class="code" href="tcp__loader_8c.html#a0941a425be3e4278b7689321fb0ffd65">uip_len</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.tdes1, tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">tdes1</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#ac403b6aca4774c6f6246c87473ae3e9b">own</a> = 1;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a>(loc_meta-&gt;tx_desc.tdes0, tmp_desc.<a class="code" href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">tdes0</a>);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="comment">/* Request that the device check for an available TX descriptor, since</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">   * ownership of the descriptor was just transferred to the device.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a>(drv, <a class="code" href="eth_8c.html#a7e9cd7869b3703b3d95fada999ee042e">REG_ADDR_TX_POLL_DEMAND</a>, 1);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="eth_8h.html#a344fc36d72957ac0a55098c16b92b75c">  436</a></span>&#160;<a class="code" href="eth_8c.html#a344fc36d72957ac0a55098c16b92b75c">quarkX1000_eth_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="unionpci__config__addr.html">pci_config_addr_t</a> pci_addr = { .<a class="code" href="unionpci__config__addr.html#af68f07d730c42d8908a9817b568c4992">raw</a> = 0 };</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* PCI address from section 15.4 of Intel Quark SoC X1000 Datasheet. */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  pci_addr.<a class="code" href="unionpci__config__addr.html#aa1a4e30124f70b87e844d39d40a23db8">dev</a> = 20;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  pci_addr.<a class="code" href="unionpci__config__addr.html#a9283035e28bcc38cda50eaa512154174">func</a> = 6;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">/* Activate MMIO and DMA access. */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="pci_8c.html#a8a4d993f19f03210fa045d3b5dd1ba0f">pci_command_enable</a>(pci_addr, <a class="code" href="pci_8h.html#aa720eea07d61ad318735e4c2ebc2d8f5">PCI_CMD_2_BUS_MST_EN</a> | <a class="code" href="pci_8h.html#af8e3589b63ce70debf88dd3202d00199">PCI_CMD_1_MEM_SPACE_EN</a>);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a>(<a class="code" href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a> <span class="stringliteral">&quot;Activated MMIO and DMA access.\n&quot;</span>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  pci_addr.<a class="code" href="unionpci__config__addr.html#acd41839a26adcaf7598de140196ab78b">reg_off</a> = <a class="code" href="pci_8h.html#ab077cb2999bb89dfa0a5c4b40206083e">PCI_CONFIG_REG_BAR0</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="prot-domains_8h.html#a8bd9d5ed0059df4447009b79f5243ccf">PROT_DOMAINS_INIT_ID</a>(drv);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">/* Configure the device MMIO range and initialize the driver structure. */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="pci_8c.html#a6636f0901bac595ff507cfc6a01a7003">pci_init</a>(&amp;drv, pci_addr, <a class="code" href="eth_8c.html#abcf0a4cbe8bd99a9e2a07fac12adac5b">MMIO_SZ</a>,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;           (uintptr_t)&amp;meta, <span class="keyword">sizeof</span>(quarkX1000_eth_meta_t));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a>(quarkX1000_eth_setup);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a>(quarkX1000_eth_setup, drv);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a>(<a class="code" href="eth_8h.html#a1eb8e72979e1dbee936b961891a23c98">quarkX1000_eth_poll</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a>(<a class="code" href="eth_8h.html#a1eb8e72979e1dbee936b961891a23c98">quarkX1000_eth_poll</a>, drv);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a>(<a class="code" href="eth_8h.html#a9ba77c0dffcd955f5705f1454d5e9ab5">quarkX1000_eth_send</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a>(<a class="code" href="eth_8h.html#a9ba77c0dffcd955f5705f1454d5e9ab5">quarkX1000_eth_send</a>, drv);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  quarkX1000_eth_setup(<a class="code" href="prot-domains_8h.html#a3e65f7c9917f0634a2e12dd1e4096f0e">prot_domains_lookup_meta_phys_base</a>(&amp;drv));</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="ttc" id="tcp__loader2_8c_html_ad7bb8703067a69abb4397c55e260a180"><div class="ttname"><a href="tcp__loader2_8c.html#ad7bb8703067a69abb4397c55e260a180">assert</a></div><div class="ttdeci">assert(ret==0)</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a56b78a7722d9f7eb5a6d5a83894ae506"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a56b78a7722d9f7eb5a6d5a83894ae506">quarkX1000_eth_rx_desc::err_crc</a></div><div class="ttdeci">uint32_t err_crc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00115">eth.c:115</a></div></div>
<div class="ttc" id="eth_8c_html_adae54253b44c23cbab8d07c0b539b01f"><div class="ttname"><a href="eth_8c.html#adae54253b44c23cbab8d07c0b539b01f">SYSCALLS_DEFINE_SINGLETON</a></div><div class="ttdeci">SYSCALLS_DEFINE_SINGLETON(quarkX1000_eth_poll, drv, uint16_t *frame_len)</div><div class="ttdoc">Poll for a received Ethernet frame. </div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00331">eth.c:331</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a63232bfa918502e37bc26d18344ec89d"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a63232bfa918502e37bc26d18344ec89d">quarkX1000_eth_rx_desc::err_desc</a></div><div class="ttdeci">uint32_t err_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00128">eth.c:128</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a26e750ee97a53c879854d7bbfda53786"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a26e750ee97a53c879854d7bbfda53786">quarkX1000_eth_rx_desc::err_dribble_bit</a></div><div class="ttdeci">uint32_t err_dribble_bit</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00116">eth.c:116</a></div></div>
<div class="ttc" id="eth_8c_html_a756fb9204f9ef8a5ced12215b560199c"><div class="ttname"><a href="eth_8c.html#a756fb9204f9ef8a5ced12215b560199c">REG_ADDR_RX_POLL_DEMAND</a></div><div class="ttdeci">#define REG_ADDR_RX_POLL_DEMAND</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_aae50c7db057a331a90acdb0841324210"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#aae50c7db057a331a90acdb0841324210">quarkX1000_eth_rx_desc::ext_stat</a></div><div class="ttdeci">uint32_t ext_stat</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00114">eth.c:114</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a80a3ea9f2fb6b13bef9f3d91bb33bbd2"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a80a3ea9f2fb6b13bef9f3d91bb33bbd2">quarkX1000_eth_tx_desc::coll_cnt_slot_num</a></div><div class="ttdeci">uint32_t coll_cnt_slot_num</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00062">eth.c:62</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_aef7b4fe729f0c1a4a8f9c2aa017d52cf"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#aef7b4fe729f0c1a4a8f9c2aa017d52cf">quarkX1000_eth_tx_desc::intr_on_complete</a></div><div class="ttdeci">uint32_t intr_on_complete</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00085">eth.c:85</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_ad3c6d9ec114cff419dc5cac090952929"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#ad3c6d9ec114cff419dc5cac090952929">quarkX1000_eth_rx_desc::own</a></div><div class="ttdeci">uint32_t own</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00132">eth.c:132</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ad0667b96c1221f96e4249b4e9ce48abd"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ad0667b96c1221f96e4249b4e9ce48abd">quarkX1000_eth_tx_desc::err_frm_flushed</a></div><div class="ttdeci">uint32_t err_frm_flushed</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00069">eth.c:69</a></div></div>
<div class="ttc" id="pci_8h_html_ab077cb2999bb89dfa0a5c4b40206083e"><div class="ttname"><a href="pci_8h.html#ab077cb2999bb89dfa0a5c4b40206083e">PCI_CONFIG_REG_BAR0</a></div><div class="ttdeci">#define PCI_CONFIG_REG_BAR0</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00040">pci.h:40</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a8b1b81f6c72f7073f3d8bc551a7896e7"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a8b1b81f6c72f7073f3d8bc551a7896e7">quarkX1000_eth_rx_desc::rdes1</a></div><div class="ttdeci">uint32_t rdes1</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00147">eth.c:147</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a8d42cae6fde51f69e359e04785545539"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a8d42cae6fde51f69e359e04785545539">quarkX1000_eth_tx_desc::chksum_ins_ctrl</a></div><div class="ttdeci">uint32_t chksum_ins_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00078">eth.c:78</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a36b75cda534d5fe92d22a96f2e272299"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a36b75cda534d5fe92d22a96f2e272299">quarkX1000_eth_tx_desc::__attribute__</a></div><div class="ttdeci">union quarkX1000_eth_tx_desc::@690 __attribute__</div></div>
<div class="ttc" id="eth_8c_html_a344fc36d72957ac0a55098c16b92b75c"><div class="ttname"><a href="eth_8c.html#a344fc36d72957ac0a55098c16b92b75c">quarkX1000_eth_init</a></div><div class="ttdeci">void quarkX1000_eth_init(void)</div><div class="ttdoc">Initialize the first Quark X1000 Ethernet MAC. </div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00436">eth.c:436</a></div></div>
<div class="ttc" id="tools_2stm32w_2wpcapslip6_2fakeuip_8c_html_ae638fb443434c34dcf95d9fea465ae54"><div class="ttname"><a href="tools_2stm32w_2wpcapslip6_2fakeuip_8c.html#ae638fb443434c34dcf95d9fea465ae54">uip_buf</a></div><div class="ttdeci">unsigned char * uip_buf</div><div class="ttdef"><b>Definition:</b> <a href="tools_2stm32w_2wpcapslip6_2fakeuip_8c_source.html#l00013">fakeuip.c:13</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ab6270660600e7897917e4ed34338f62b"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ab6270660600e7897917e4ed34338f62b">quarkX1000_eth_tx_desc::tdes1</a></div><div class="ttdeci">uint32_t tdes1</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00099">eth.c:99</a></div></div>
<div class="ttc" id="eth_8c_html_aa9516d8d7cfe060690c5f17c1075f7ef"><div class="ttname"><a href="eth_8c.html#aa9516d8d7cfe060690c5f17c1075f7ef">rx_desc</a></div><div class="ttdeci">volatile quarkX1000_eth_rx_desc_t rx_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00048">eth.c:48</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a83fd01076444e494755e8742d27f15ba"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a83fd01076444e494755e8742d27f15ba">quarkX1000_eth_tx_desc::first_seg_in_frm</a></div><div class="ttdeci">uint32_t first_seg_in_frm</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00083">eth.c:83</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a13a24727b51c2aa2cd14805b2651be8b"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a13a24727b51c2aa2cd14805b2651be8b">quarkX1000_eth_tx_desc::buf1_ptr</a></div><div class="ttdeci">uint8_t * buf1_ptr</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00102">eth.c:102</a></div></div>
<div class="ttc" id="eth_8c_html_a84086f35822340157ea73f53facc0408"><div class="ttname"><a href="eth_8c.html#a84086f35822340157ea73f53facc0408">rx_buf</a></div><div class="ttdeci">volatile uint8_t rx_buf[ALIGN(UIP_BUFSIZE, 4)]</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00050">eth.c:50</a></div></div>
<div class="ttc" id="multi-segment_8h_html_a2849ff9b8efeb61ebdda2b0f1e664635"><div class="ttname"><a href="multi-segment_8h.html#a2849ff9b8efeb61ebdda2b0f1e664635">META_READL</a></div><div class="ttdeci">#define META_READL(dst, src)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00141">multi-segment.h:141</a></div></div>
<div class="ttc" id="eth_8c_html_a7e9cd7869b3703b3d95fada999ee042e"><div class="ttname"><a href="eth_8c.html#a7e9cd7869b3703b3d95fada999ee042e">REG_ADDR_TX_POLL_DEMAND</a></div><div class="ttdeci">#define REG_ADDR_TX_POLL_DEMAND</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a7afcc24957d8130f1051d8104b3a02e8"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a7afcc24957d8130f1051d8104b3a02e8">quarkX1000_eth_tx_desc::err_carrier_loss</a></div><div class="ttdeci">uint32_t err_carrier_loss</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00067">eth.c:67</a></div></div>
<div class="ttc" id="syscalls_8h_html"><div class="ttname"><a href="syscalls_8h.html">syscalls.h</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a2f36c2f2b6f781026a23d403419f26d8"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a2f36c2f2b6f781026a23d403419f26d8">quarkX1000_eth_tx_desc::err_underflow</a></div><div class="ttdeci">uint32_t err_underflow</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00060">eth.c:60</a></div></div>
<div class="ttc" id="unionpci__config__addr_html_af68f07d730c42d8908a9817b568c4992"><div class="ttname"><a href="unionpci__config__addr.html#af68f07d730c42d8908a9817b568c4992">pci_config_addr::raw</a></div><div class="ttdeci">uint32_t raw</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00096">pci.h:96</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a9a8d73102e81b9a4ad8af46faf632449"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a9a8d73102e81b9a4ad8af46faf632449">quarkX1000_eth_rx_desc::buf1_ptr</a></div><div class="ttdeci">uint8_t * buf1_ptr</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00150">eth.c:150</a></div></div>
<div class="ttc" id="eth_8h_html"><div class="ttname"><a href="eth_8h.html">eth.h</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_adb4fa257b6c68d42e12a5219976ef156"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#adb4fa257b6c68d42e12a5219976ef156">quarkX1000_eth_rx_desc::addr2_chained</a></div><div class="ttdeci">uint32_t addr2_chained</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00141">eth.c:141</a></div></div>
<div class="ttc" id="eth_8c_html_a1a72c6f70725ddb397be8baa8ed30e2f"><div class="ttname"><a href="eth_8c.html#a1a72c6f70725ddb397be8baa8ed30e2f">REG_ADDR_MACADDR_HI</a></div><div class="ttdeci">#define REG_ADDR_MACADDR_HI</div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="dbg-printf_8c_html_a55f3d956bb2ba20b5059e9e25484a47f"><div class="ttname"><a href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a></div><div class="ttdeci">int printf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="dbg-printf_8c_source.html#l00020">dbg-printf.c:20</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a27b55c8e71c9e2534eb01d557de3adbd"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a27b55c8e71c9e2534eb01d557de3adbd">quarkX1000_eth_rx_desc::last_desc</a></div><div class="ttdeci">uint32_t last_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00122">eth.c:122</a></div></div>
<div class="ttc" id="syscalls_8h_html_a7ddb880b59614ecb177bd53c10bb6ab4"><div class="ttname"><a href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a></div><div class="ttdeci">#define SYSCALLS_AUTHZ(nm, drv)</div><div class="ttdef"><b>Definition:</b> <a href="syscalls_8h_source.html#l00139">syscalls.h:139</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_aade3a0594e2e5d33e782c9077ebdd828"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#aade3a0594e2e5d33e782c9077ebdd828">quarkX1000_eth_tx_desc::tx_timestamp_stat</a></div><div class="ttdeci">uint32_t tx_timestamp_stat</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00074">eth.c:74</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ae4cfffdc88c587f267d14a7d62e1f043"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ae4cfffdc88c587f267d14a7d62e1f043">quarkX1000_eth_tx_desc::replace_crc</a></div><div class="ttdeci">uint32_t replace_crc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00079">eth.c:79</a></div></div>
<div class="ttc" id="eth_8c_html_a1edfec5485e2b91c783f87297f1b478f"><div class="ttname"><a href="eth_8c.html#a1edfec5485e2b91c783f87297f1b478f">quarkX1000_eth_rx_desc_t</a></div><div class="ttdeci">struct quarkX1000_eth_rx_desc quarkX1000_eth_rx_desc_t</div></div>
<div class="ttc" id="paging_8h_html_a910f72776febd97090da103cf0f814d5"><div class="ttname"><a href="paging_8h.html#a910f72776febd97090da103cf0f814d5">MIN_PAGE_SIZE</a></div><div class="ttdeci">#define MIN_PAGE_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="paging_8h_source.html#l00063">paging.h:63</a></div></div>
<div class="ttc" id="eth_8c_html_a6b50821d2d3c2feacb78b6d4b878ee5e"><div class="ttname"><a href="eth_8c.html#a6b50821d2d3c2feacb78b6d4b878ee5e">pad</a></div><div class="ttdeci">uint8_t pad[MIN_PAGE_SIZE -(sizeof(quarkX1000_eth_tx_desc_t)+ALIGN(UIP_BUFSIZE, 4)+sizeof(quarkX1000_eth_rx_desc_t)+ALIGN(UIP_BUFSIZE, 4))]</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00066">eth.c:66</a></div></div>
<div class="ttc" id="pci_8h_html_af8e3589b63ce70debf88dd3202d00199"><div class="ttname"><a href="pci_8h.html#af8e3589b63ce70debf88dd3202d00199">PCI_CMD_1_MEM_SPACE_EN</a></div><div class="ttdeci">#define PCI_CMD_1_MEM_SPACE_EN</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00077">pci.h:77</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a9297554c13ccd99eefd2217a0e4de685"><div class="ttname"><a href="prot-domains_8h.html#a9297554c13ccd99eefd2217a0e4de685">ATTR_META_ADDR_SPACE</a></div><div class="ttdeci">#define ATTR_META_ADDR_SPACE</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00084">prot-domains.h:84</a></div></div>
<div class="ttc" id="eth_8c_html_a8c64e954cb10fa28dd94587ef2bc5068"><div class="ttname"><a href="eth_8c.html#a8c64e954cb10fa28dd94587ef2bc5068">OP_MODE_13_START_TX</a></div><div class="ttdeci">#define OP_MODE_13_START_TX</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a4212c0f12140c85cfc19c13edc3d03ea"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a4212c0f12140c85cfc19c13edc3d03ea">quarkX1000_eth_tx_desc::err_summary</a></div><div class="ttdeci">uint32_t err_summary</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00072">eth.c:72</a></div></div>
<div class="ttc" id="structuip__eth__addr_html"><div class="ttname"><a href="structuip__eth__addr.html">uip_eth_addr</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32w_2tapslip6_8c_source.html#l00103">tapslip6.c:103</a></div></div>
<div class="ttc" id="eth_8c_html_a3e5d527d3ef8dfdf6bae76d56f582acf"><div class="ttname"><a href="eth_8c.html#a3e5d527d3ef8dfdf6bae76d56f582acf">OP_MODE_21_TX_STORE_N_FORWARD</a></div><div class="ttdeci">#define OP_MODE_21_TX_STORE_N_FORWARD</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a675bce690a8abe26686dce18e4c2ba95"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a675bce690a8abe26686dce18e4c2ba95">quarkX1000_eth_rx_desc::frm_len</a></div><div class="ttdeci">uint32_t frm_len</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00130">eth.c:130</a></div></div>
<div class="ttc" id="unionpci__config__addr_html_acd41839a26adcaf7598de140196ab78b"><div class="ttname"><a href="unionpci__config__addr.html#acd41839a26adcaf7598de140196ab78b">pci_config_addr::reg_off</a></div><div class="ttdeci">uint32_t reg_off</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00088">pci.h:88</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ad861107b905e6736bd5abb547fb25972"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ad861107b905e6736bd5abb547fb25972">quarkX1000_eth_tx_desc::tx_end_of_ring</a></div><div class="ttdeci">uint32_t tx_end_of_ring</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00077">eth.c:77</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a616fa2a61c78953d2a225cfe1943df2e"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a616fa2a61c78953d2a225cfe1943df2e">quarkX1000_eth_tx_desc::tx_buf2_sz</a></div><div class="ttdeci">uint32_t tx_buf2_sz</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00096">eth.c:96</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a4a82634a62d7a5e53604e8bc3ed00397"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a4a82634a62d7a5e53604e8bc3ed00397">quarkX1000_eth_tx_desc::last_seg_in_frm</a></div><div class="ttdeci">uint32_t last_seg_in_frm</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00084">eth.c:84</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a693baac2cae669a2c3b71b341c2185f7"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a693baac2cae669a2c3b71b341c2185f7">quarkX1000_eth_tx_desc::vlan_ins_ctrl</a></div><div class="ttdeci">uint32_t vlan_ins_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00075">eth.c:75</a></div></div>
<div class="ttc" id="eth_8c_html_a6bcff67b0dfcad6e7b947fef53aa2e3d"><div class="ttname"><a href="eth_8c.html#a6bcff67b0dfcad6e7b947fef53aa2e3d">tx_desc</a></div><div class="ttdeci">volatile quarkX1000_eth_tx_desc_t tx_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00044">eth.c:44</a></div></div>
<div class="ttc" id="structdom__client__data_html"><div class="ttname"><a href="structdom__client__data.html">dom_client_data</a></div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00247">prot-domains.h:247</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a3d1447f1977b35deb82b8c113dbcd391"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a3d1447f1977b35deb82b8c113dbcd391">quarkX1000_eth_rx_desc::err_late_coll</a></div><div class="ttdeci">uint32_t err_late_coll</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00120">eth.c:120</a></div></div>
<div class="ttc" id="paging-prot-domains_8h_html_a675a39fbfef2782efe186a18fdab4542"><div class="ttname"><a href="paging-prot-domains_8h.html#a675a39fbfef2782efe186a18fdab4542">meta</a></div><div class="ttdeci">uintptr_t meta</div><div class="ttdef"><b>Definition:</b> <a href="paging-prot-domains_8h_source.html#l00295">paging-prot-domains.h:295</a></div></div>
<div class="ttc" id="eth_8c_html_a37fd5c589dadd42a033c1a31e16af42f"><div class="ttname"><a href="eth_8c.html#a37fd5c589dadd42a033c1a31e16af42f">REG_ADDR_MACADDR_LO</a></div><div class="ttdeci">#define REG_ADDR_MACADDR_LO</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a3b037b46e02ac4c2c980a251364d2add"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a3b037b46e02ac4c2c980a251364d2add">quarkX1000_eth_tx_desc::err_jabber_tout</a></div><div class="ttdeci">uint32_t err_jabber_tout</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00070">eth.c:70</a></div></div>
<div class="ttc" id="syscalls_8h_html_aba439a99ed93d25a3c76ba1789b5f81a"><div class="ttname"><a href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a></div><div class="ttdeci">#define SYSCALLS_INIT(nm)</div><div class="ttdef"><b>Definition:</b> <a href="syscalls_8h_source.html#l00131">syscalls.h:131</a></div></div>
<div class="ttc" id="eth_8c_html_a9535764be21ec900d8ae8971b5056b3e"><div class="ttname"><a href="eth_8c.html#a9535764be21ec900d8ae8971b5056b3e">OP_MODE_1_START_RX</a></div><div class="ttdeci">#define OP_MODE_1_START_RX</div></div>
<div class="ttc" id="eth_8h_html_a9ba77c0dffcd955f5705f1454d5e9ab5"><div class="ttname"><a href="eth_8h.html#a9ba77c0dffcd955f5705f1454d5e9ab5">quarkX1000_eth_send</a></div><div class="ttdeci">void quarkX1000_eth_send(void)</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_af83def36cef9714b5e8c3ac23c1b644c"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#af83def36cef9714b5e8c3ac23c1b644c">quarkX1000_eth_tx_desc::err_no_carrier</a></div><div class="ttdeci">uint32_t err_no_carrier</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00066">eth.c:66</a></div></div>
<div class="ttc" id="eth_8h_html_a1eb8e72979e1dbee936b961891a23c98"><div class="ttname"><a href="eth_8h.html#a1eb8e72979e1dbee936b961891a23c98">quarkX1000_eth_poll</a></div><div class="ttdeci">void quarkX1000_eth_poll(uint16_t *frame_len)</div></div>
<div class="ttc" id="eth_8c_html_acb427aa5e011b300c78b0c6b40c56dc4"><div class="ttname"><a href="eth_8c.html#acb427aa5e011b300c78b0c6b40c56dc4">MAC_CONF_3_TX_EN</a></div><div class="ttdeci">#define MAC_CONF_3_TX_EN</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a1645a5b4f537b3a8588d05e0f1f6805e"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a1645a5b4f537b3a8588d05e0f1f6805e">quarkX1000_eth_tx_desc::vlan_frm</a></div><div class="ttdeci">uint32_t vlan_frm</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00063">eth.c:63</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a7ac4b4b9358d657d217706220af9b835"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a7ac4b4b9358d657d217706220af9b835">quarkX1000_eth_rx_desc::frm_type</a></div><div class="ttdeci">uint32_t frm_type</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00119">eth.c:119</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a343df870e13e4d8d7d7226e93d81c895"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a343df870e13e4d8d7d7226e93d81c895">quarkX1000_eth_tx_desc::err_ip_hdr</a></div><div class="ttdeci">uint32_t err_ip_hdr</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00073">eth.c:73</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_aeed359d7203fab4188da4fc38bab423b"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#aeed359d7203fab4188da4fc38bab423b">quarkX1000_eth_tx_desc::err_excess_defer</a></div><div class="ttdeci">uint32_t err_excess_defer</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00061">eth.c:61</a></div></div>
<div class="ttc" id="pci_8c_html_a6636f0901bac595ff507cfc6a01a7003"><div class="ttname"><a href="pci_8c.html#a6636f0901bac595ff507cfc6a01a7003">pci_init</a></div><div class="ttdeci">void pci_init(pci_driver_t ATTR_KERN_ADDR_SPACE *c_this, pci_config_addr_t pci_addr, size_t mmio_sz, uintptr_t meta, size_t meta_sz)</div><div class="ttdoc">Initialize a structure for a PCI device driver that performs MMIO to address range 0...</div><div class="ttdef"><b>Definition:</b> <a href="pci_8c_source.html#l00238">pci.c:238</a></div></div>
<div class="ttc" id="multi-segment_8h_html_a74b210049f5984efc34fe74b0a263368"><div class="ttname"><a href="multi-segment_8h.html#a74b210049f5984efc34fe74b0a263368">MEMCPY_FROM_META</a></div><div class="ttdeci">#define MEMCPY_FROM_META(dst, src, sz)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00149">multi-segment.h:149</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_aea4c1fce79f50b81393ae1f898b85273"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#aea4c1fce79f50b81393ae1f898b85273">quarkX1000_eth_rx_desc::err_rx_mii</a></div><div class="ttdeci">uint32_t err_rx_mii</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00117">eth.c:117</a></div></div>
<div class="ttc" id="x86_2dma_8h_html_a7ebe5d6b534b0e31d1da70fda81abfb2"><div class="ttname"><a href="x86_2dma_8h.html#a7ebe5d6b534b0e31d1da70fda81abfb2">ATTR_BSS_DMA</a></div><div class="ttdeci">#define ATTR_BSS_DMA</div><div class="ttdef"><b>Definition:</b> <a href="x86_2dma_8h_source.html#l00040">dma.h:40</a></div></div>
<div class="ttc" id="eth_8c_html_ae046ee8eb1dd7673f1bf20fd27c77fe1"><div class="ttname"><a href="eth_8c.html#ae046ee8eb1dd7673f1bf20fd27c77fe1">LOG_PFX</a></div><div class="ttdeci">#define LOG_PFX</div></div>
<div class="ttc" id="structquarkX1000__eth__meta_html"><div class="ttname"><a href="structquarkX1000__eth__meta.html">quarkX1000_eth_meta</a></div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00158">eth.c:158</a></div></div>
<div class="ttc" id="eth_8c_html_a55e51dbb1d86a2e48e48136e08ec022d"><div class="ttname"><a href="eth_8c.html#a55e51dbb1d86a2e48e48136e08ec022d">REG_ADDR_DMA_OPERATION</a></div><div class="ttdeci">#define REG_ADDR_DMA_OPERATION</div></div>
<div class="ttc" id="structquarkX1000__eth__meta_html_a352992098737191e510a760e50edc45c"><div class="ttname"><a href="structquarkX1000__eth__meta.html#a352992098737191e510a760e50edc45c">quarkX1000_eth_meta::tx_desc</a></div><div class="ttdeci">volatile quarkX1000_eth_tx_desc_t tx_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00160">eth.c:160</a></div></div>
<div class="ttc" id="pci_8h_html"><div class="ttname"><a href="pci_8h.html">pci.h</a></div></div>
<div class="ttc" id="structquarkX1000__eth__meta_html_a1ae771847686c408a74ce72d183f9406"><div class="ttname"><a href="structquarkX1000__eth__meta.html#a1ae771847686c408a74ce72d183f9406">quarkX1000_eth_meta::rx_desc</a></div><div class="ttdeci">volatile quarkX1000_eth_rx_desc_t rx_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00164">eth.c:164</a></div></div>
<div class="ttc" id="eth_8c_html_acbd822489848217ab82aa6193d0e7b3e"><div class="ttname"><a href="eth_8c.html#acbd822489848217ab82aa6193d0e7b3e">quarkX1000_eth_tx_desc_t</a></div><div class="ttdeci">struct quarkX1000_eth_tx_desc quarkX1000_eth_tx_desc_t</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_aede26c96f4f431bab3bd1af2aa2d3257"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#aede26c96f4f431bab3bd1af2aa2d3257">quarkX1000_eth_rx_desc::buf2_ptr</a></div><div class="ttdeci">uint8_t * buf2_ptr</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00154">eth.c:154</a></div></div>
<div class="ttc" id="eth_8c_html_a38c3aabacd12b6721ea2a21dc273ef2d"><div class="ttname"><a href="eth_8c.html#a38c3aabacd12b6721ea2a21dc273ef2d">REG_ADDR_RX_DESC_LIST</a></div><div class="ttdeci">#define REG_ADDR_RX_DESC_LIST</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html">quarkX1000_eth_tx_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00054">eth.c:54</a></div></div>
<div class="ttc" id="multi-segment_8h_html_a0a2e824625700102ef03bca8bdb72e98"><div class="ttname"><a href="multi-segment_8h.html#a0a2e824625700102ef03bca8bdb72e98">META_WRITEL</a></div><div class="ttdeci">#define META_WRITEL(dst, src)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00144">multi-segment.h:144</a></div></div>
<div class="ttc" id="multi-segment_8h_html_af35e4a3f02f1e1355b1992d98e963697"><div class="ttname"><a href="multi-segment_8h.html#af35e4a3f02f1e1355b1992d98e963697">PROT_DOMAINS_META</a></div><div class="ttdeci">#define PROT_DOMAINS_META(dcd)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00091">multi-segment.h:91</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a96f48373e3e3da1363b32732a1925d1c"><div class="ttname"><a href="prot-domains_8h.html#a96f48373e3e3da1363b32732a1925d1c">PROT_DOMAINS_ALLOC</a></div><div class="ttdeci">#define PROT_DOMAINS_ALLOC(typ, nm)</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00258">prot-domains.h:258</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a65df973afc5bed3964c2a55a786d10b0"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a65df973afc5bed3964c2a55a786d10b0">quarkX1000_eth_tx_desc::addr2_chained</a></div><div class="ttdeci">uint32_t addr2_chained</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00076">eth.c:76</a></div></div>
<div class="ttc" id="avrdef_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00042">avrdef.h:42</a></div></div>
<div class="ttc" id="eth_8c_html_a7a767abc0a7631b85c91f4644a9a0ac5"><div class="ttname"><a href="eth_8c.html#a7a767abc0a7631b85c91f4644a9a0ac5">MAC_CONF_14_RMII_100M</a></div><div class="ttdeci">#define MAC_CONF_14_RMII_100M</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a243d9c6c3e3009c91b274b79dbc1e7a5"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a243d9c6c3e3009c91b274b79dbc1e7a5">quarkX1000_eth_tx_desc::dis_crc</a></div><div class="ttdeci">uint32_t dis_crc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00082">eth.c:82</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a1a3b71dcbe603c83fca350dd2a4c25b1"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a1a3b71dcbe603c83fca350dd2a4c25b1">quarkX1000_eth_tx_desc::tx_timestamp_en</a></div><div class="ttdeci">uint32_t tx_timestamp_en</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00080">eth.c:80</a></div></div>
<div class="ttc" id="eth_8c_html_a98440d6d5ea21c24b386ba28228707b6"><div class="ttname"><a href="eth_8c.html#a98440d6d5ea21c24b386ba28228707b6">REG_ADDR_MAC_CONF</a></div><div class="ttdeci">#define REG_ADDR_MAC_CONF</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ab592467214bfcef0025724133a58eaff"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ab592467214bfcef0025724133a58eaff">quarkX1000_eth_tx_desc::tx_buf1_sz</a></div><div class="ttdeci">uint32_t tx_buf1_sz</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00094">eth.c:94</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a714ead3097eeb4ffebfd568c0e197088"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a714ead3097eeb4ffebfd568c0e197088">quarkX1000_eth_tx_desc::src_addr_ins_ctrl</a></div><div class="ttdeci">uint32_t src_addr_ins_ctrl</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00097">eth.c:97</a></div></div>
<div class="ttc" id="unionpci__config__addr_html_aa1a4e30124f70b87e844d39d40a23db8"><div class="ttname"><a href="unionpci__config__addr.html#aa1a4e30124f70b87e844d39d40a23db8">pci_config_addr::dev</a></div><div class="ttdeci">uint32_t dev</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00090">pci.h:90</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ac403b6aca4774c6f6246c87473ae3e9b"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ac403b6aca4774c6f6246c87473ae3e9b">quarkX1000_eth_tx_desc::own</a></div><div class="ttdeci">uint32_t own</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00087">eth.c:87</a></div></div>
<div class="ttc" id="paging-prot-domains_8h_html_aa118b10bad77e2ea31117f6b1c1ffd3f"><div class="ttname"><a href="paging-prot-domains_8h.html#aa118b10bad77e2ea31117f6b1c1ffd3f">PROT_DOMAINS_META_OFF_TO_PHYS</a></div><div class="ttdeci">#define PROT_DOMAINS_META_OFF_TO_PHYS(off, meta_phys_base)</div><div class="ttdef"><b>Definition:</b> <a href="paging-prot-domains_8h_source.html#l00076">paging-prot-domains.h:76</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html">quarkX1000_eth_rx_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00110">eth.c:110</a></div></div>
<div class="ttc" id="prot-domains_8h_html_ab6df685daf6455bba1c7bc7f5136be9a"><div class="ttname"><a href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a></div><div class="ttdeci">#define prot_domains_enable_mmio()</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00329">prot-domains.h:329</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_aa1bab29985544cac122cd1fded1bbdf5"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#aa1bab29985544cac122cd1fded1bbdf5">quarkX1000_eth_tx_desc::err_late_coll</a></div><div class="ttdeci">uint32_t err_late_coll</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00065">eth.c:65</a></div></div>
<div class="ttc" id="helpers_8h_html_a6b811e57911aa71765bca83878608bd9"><div class="ttname"><a href="helpers_8h.html#a6b811e57911aa71765bca83878608bd9">ALIGN</a></div><div class="ttdeci">#define ALIGN(x, amt)</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8h_source.html#l00048">helpers.h:48</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ad19bdcc93281bebbb71da9284b6525c1"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ad19bdcc93281bebbb71da9284b6525c1">quarkX1000_eth_tx_desc::err_ip_payload</a></div><div class="ttdeci">uint32_t err_ip_payload</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00068">eth.c:68</a></div></div>
<div class="ttc" id="unionpci__config__addr_html_a9283035e28bcc38cda50eaa512154174"><div class="ttname"><a href="unionpci__config__addr.html#a9283035e28bcc38cda50eaa512154174">pci_config_addr::func</a></div><div class="ttdeci">uint32_t func</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00089">pci.h:89</a></div></div>
<div class="ttc" id="eth_8c_html_a23e41eb1c64e423f5614e32a7bee39da"><div class="ttname"><a href="eth_8c.html#a23e41eb1c64e423f5614e32a7bee39da">REG_ADDR_TX_DESC_LIST</a></div><div class="ttdeci">#define REG_ADDR_TX_DESC_LIST</div></div>
<div class="ttc" id="pci_8h_html_a3ab1666d888bcecce7bb3ef746f9968c"><div class="ttname"><a href="pci_8h.html#a3ab1666d888bcecce7bb3ef746f9968c">PCI_MMIO_WRITEL</a></div><div class="ttdeci">#define PCI_MMIO_WRITEL(c_this, reg_addr, src)</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00119">pci.h:119</a></div></div>
<div class="ttc" id="eth_8c_html_a8d84daedb7aad7386fa86ef2d77159ac"><div class="ttname"><a href="eth_8c.html#a8d84daedb7aad7386fa86ef2d77159ac">MAC_CONF_2_RX_EN</a></div><div class="ttdeci">#define MAC_CONF_2_RX_EN</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a29be7583b212e438e9ae47327b2f2aca"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a29be7583b212e438e9ae47327b2f2aca">quarkX1000_eth_rx_desc::rx_buf1_sz</a></div><div class="ttdeci">uint32_t rx_buf1_sz</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00139">eth.c:139</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a452cde40092baee53259e8384dcbf722"><div class="ttname"><a href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a></div><div class="ttdeci">#define prot_domains_disable_mmio()</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00330">prot-domains.h:330</a></div></div>
<div class="ttc" id="tcp__loader_8c_html_a0941a425be3e4278b7689321fb0ffd65"><div class="ttname"><a href="tcp__loader_8c.html#a0941a425be3e4278b7689321fb0ffd65">uip_len</a></div><div class="ttdeci">uip_len</div><div class="ttdef"><b>Definition:</b> <a href="tcp__loader_8c_source.html#l00075">tcp_loader.c:75</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_af48f7b23baf6796456dce4fce408e494"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#af48f7b23baf6796456dce4fce408e494">quarkX1000_eth_tx_desc::tdes0</a></div><div class="ttdeci">uint32_t tdes0</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00089">eth.c:89</a></div></div>
<div class="ttc" id="eth_8c_html_af2335e34cc48a508b5d6c815d7747cf5"><div class="ttname"><a href="eth_8c.html#af2335e34cc48a508b5d6c815d7747cf5">quarkX1000_eth_driver_t</a></div><div class="ttdeci">pci_driver_t quarkX1000_eth_driver_t</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00042">eth.c:42</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_ac3e6d4855438b845a7e5ad888036c6a2"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#ac3e6d4855438b845a7e5ad888036c6a2">quarkX1000_eth_rx_desc::vlan_tag</a></div><div class="ttdeci">uint32_t vlan_tag</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00124">eth.c:124</a></div></div>
<div class="ttc" id="pci_8h_html_aa720eea07d61ad318735e4c2ebc2d8f5"><div class="ttname"><a href="pci_8h.html#aa720eea07d61ad318735e4c2ebc2d8f5">PCI_CMD_2_BUS_MST_EN</a></div><div class="ttdeci">#define PCI_CMD_2_BUS_MST_EN</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00075">pci.h:75</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a371b8d15e5dd507fda996bccd20c1381"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a371b8d15e5dd507fda996bccd20c1381">quarkX1000_eth_rx_desc::giant_frm</a></div><div class="ttdeci">uint32_t giant_frm</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00121">eth.c:121</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_ab42d25bc1fb6e1ea7a1517bb475a60f6"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#ab42d25bc1fb6e1ea7a1517bb475a60f6">quarkX1000_eth_tx_desc::deferred_bit</a></div><div class="ttdeci">uint32_t deferred_bit</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00059">eth.c:59</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_aee712f6b0839b3aecab0cf3c649ab69f"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#aee712f6b0839b3aecab0cf3c649ab69f">quarkX1000_eth_rx_desc::err_rx_wdt</a></div><div class="ttdeci">uint32_t err_rx_wdt</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00118">eth.c:118</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_ad0e0dbafe06528dd573bec06332955b0"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#ad0e0dbafe06528dd573bec06332955b0">quarkX1000_eth_rx_desc::rx_buf2_sz</a></div><div class="ttdeci">uint32_t rx_buf2_sz</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00143">eth.c:143</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_adbe1866abd03c1b847b735db5a9e4d72"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#adbe1866abd03c1b847b735db5a9e4d72">quarkX1000_eth_tx_desc::dis_pad</a></div><div class="ttdeci">uint32_t dis_pad</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00081">eth.c:81</a></div></div>
<div class="ttc" id="group__rf-core-ieee_html_ga03f935dc6559eb6fdecd1ba2f335495a"><div class="ttname"><a href="group__rf-core-ieee.html#ga03f935dc6559eb6fdecd1ba2f335495a">tx_buf</a></div><div class="ttdeci">volatile uint8_t tx_buf[ALIGN(UIP_BUFSIZE, 4)]</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00046">eth.c:46</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a958a0934410ec9d699dde9d91bb5ceb1"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a958a0934410ec9d699dde9d91bb5ceb1">quarkX1000_eth_rx_desc::first_desc</a></div><div class="ttdeci">uint32_t first_desc</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00123">eth.c:123</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a888656f21ca4a753989180c64a24ad32"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a888656f21ca4a753989180c64a24ad32">quarkX1000_eth_rx_desc::err_overflow</a></div><div class="ttdeci">uint32_t err_overflow</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00125">eth.c:125</a></div></div>
<div class="ttc" id="helpers_8h_html"><div class="ttname"><a href="helpers_8h.html">helpers.h</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a3e65f7c9917f0634a2e12dd1e4096f0e"><div class="ttname"><a href="prot-domains_8h.html#a3e65f7c9917f0634a2e12dd1e4096f0e">prot_domains_lookup_meta_phys_base</a></div><div class="ttdeci">#define prot_domains_lookup_meta_phys_base(drv)</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00337">prot-domains.h:337</a></div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a14b7db73cf59ea24fd743dae3a4f0b89"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a14b7db73cf59ea24fd743dae3a4f0b89">quarkX1000_eth_tx_desc::buf2_ptr</a></div><div class="ttdeci">uint8_t * buf2_ptr</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00106">eth.c:106</a></div></div>
<div class="ttc" id="syscalls_8h_html_a8a5f41f75da09cf78cfa99fbb53f1f82"><div class="ttname"><a href="syscalls_8h.html#a8a5f41f75da09cf78cfa99fbb53f1f82">PROT_DOMAINS_VALIDATE_PTR</a></div><div class="ttdeci">#define PROT_DOMAINS_VALIDATE_PTR(validated, untrusted, sz)</div><div class="ttdef"><b>Definition:</b> <a href="syscalls_8h_source.html#l00135">syscalls.h:135</a></div></div>
<div class="ttc" id="structuip__eth__addr_html_a0bf2383adb680e4870e521e789c34565"><div class="ttname"><a href="structuip__eth__addr.html#a0bf2383adb680e4870e521e789c34565">uip_eth_addr::addr</a></div><div class="ttdeci">uint8_t addr[6]</div><div class="ttdef"><b>Definition:</b> <a href="stm32w_2tapslip6_8c_source.html#l00104">tapslip6.c:104</a></div></div>
<div class="ttc" id="eth_8c_html_a9eadc1ff13d24bbb4e3ec6d9ff2f3437"><div class="ttname"><a href="eth_8c.html#a9eadc1ff13d24bbb4e3ec6d9ff2f3437">OP_MODE_25_RX_STORE_N_FORWARD</a></div><div class="ttdeci">#define OP_MODE_25_RX_STORE_N_FORWARD</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a30a10350ca5365b12791c2c3826ed544"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a30a10350ca5365b12791c2c3826ed544">quarkX1000_eth_rx_desc::d_addr_filt_fail</a></div><div class="ttdeci">uint32_t d_addr_filt_fail</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00131">eth.c:131</a></div></div>
<div class="ttc" id="pci_8h_html_a984553378726171f561a7513f6d9ac77"><div class="ttname"><a href="pci_8h.html#a984553378726171f561a7513f6d9ac77">PCI_MMIO_READL</a></div><div class="ttdeci">#define PCI_MMIO_READL(c_this, dest, reg_addr)</div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00115">pci.h:115</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a6a1e74809a8e797662ec7a724f4ad8ab"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a6a1e74809a8e797662ec7a724f4ad8ab">quarkX1000_eth_rx_desc::rdes0</a></div><div class="ttdeci">uint32_t rdes0</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00134">eth.c:134</a></div></div>
<div class="ttc" id="eth_8c_html_a2f399ddd65970a433a20241ba21b3f24"><div class="ttname"><a href="eth_8c.html#a2f399ddd65970a433a20241ba21b3f24">MAC_CONF_11_DUPLEX</a></div><div class="ttdeci">#define MAC_CONF_11_DUPLEX</div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_ace92c3e7f33d87a64c73fda796676b23"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#ace92c3e7f33d87a64c73fda796676b23">quarkX1000_eth_rx_desc::dis_int_compl</a></div><div class="ttdeci">uint32_t dis_int_compl</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00145">eth.c:145</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a7226663369f11d8fb7677ea30b971ed8"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a7226663369f11d8fb7677ea30b971ed8">quarkX1000_eth_rx_desc::s_addr_filt_fail</a></div><div class="ttdeci">uint32_t s_addr_filt_fail</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00127">eth.c:127</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a8bd9d5ed0059df4447009b79f5243ccf"><div class="ttname"><a href="prot-domains_8h.html#a8bd9d5ed0059df4447009b79f5243ccf">PROT_DOMAINS_INIT_ID</a></div><div class="ttdeci">#define PROT_DOMAINS_INIT_ID(nm)</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00259">prot-domains.h:259</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a26a0aeaeea6c6d14df8f6830a7484644"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a26a0aeaeea6c6d14df8f6830a7484644">quarkX1000_eth_rx_desc::length_err</a></div><div class="ttdeci">uint32_t length_err</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00126">eth.c:126</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_a2da8eb8357b6b947010ba4f9975d6d4a"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#a2da8eb8357b6b947010ba4f9975d6d4a">quarkX1000_eth_rx_desc::rx_end_of_ring</a></div><div class="ttdeci">uint32_t rx_end_of_ring</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00142">eth.c:142</a></div></div>
<div class="ttc" id="multi-segment_8h_html_abb7db7aa71f3884768e0954211924ef6"><div class="ttname"><a href="multi-segment_8h.html#abb7db7aa71f3884768e0954211924ef6">MEMCPY_TO_META</a></div><div class="ttdeci">#define MEMCPY_TO_META(dst, src, sz)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00159">multi-segment.h:159</a></div></div>
<div class="ttc" id="eth_8c_html_abcf0a4cbe8bd99a9e2a07fac12adac5b"><div class="ttname"><a href="eth_8c.html#abcf0a4cbe8bd99a9e2a07fac12adac5b">MMIO_SZ</a></div><div class="ttdeci">#define MMIO_SZ</div></div>
<div class="ttc" id="structquarkX1000__eth__tx__desc_html_a659dc19485ab99693951d651015f3768"><div class="ttname"><a href="structquarkX1000__eth__tx__desc.html#a659dc19485ab99693951d651015f3768">quarkX1000_eth_tx_desc::err_excess_coll</a></div><div class="ttdeci">uint32_t err_excess_coll</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00064">eth.c:64</a></div></div>
<div class="ttc" id="structquarkX1000__eth__rx__desc_html_aef4f649237a0592e3a343bc7d1c634a6"><div class="ttname"><a href="structquarkX1000__eth__rx__desc.html#aef4f649237a0592e3a343bc7d1c634a6">quarkX1000_eth_rx_desc::err_summary</a></div><div class="ttdeci">uint32_t err_summary</div><div class="ttdef"><b>Definition:</b> <a href="eth_8c_source.html#l00129">eth.c:129</a></div></div>
<div class="ttc" id="unionpci__config__addr_html"><div class="ttname"><a href="unionpci__config__addr.html">pci_config_addr</a></div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00085">pci.h:85</a></div></div>
<div class="ttc" id="pci_8c_html_a8a4d993f19f03210fa045d3b5dd1ba0f"><div class="ttname"><a href="pci_8c.html#a8a4d993f19f03210fa045d3b5dd1ba0f">pci_command_enable</a></div><div class="ttdeci">void pci_command_enable(pci_config_addr_t addr, uint32_t flags)</div><div class="ttdoc">Enable PCI command bits of the specified PCI configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="pci_8c_source.html#l00089">pci.c:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:55 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
