vendor_name = ModelSim
source_file = 1, C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_05/Lab_05_pre/Vhdl1.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_05/Lab_05_pre/lab_05_pre.vhd
design_name = Lab_05_pre
instance = comp, \x~output\, x~output, Lab_05_pre, 1
instance = comp, \c~input\, c~input, Lab_05_pre, 1
instance = comp, \a~input\, a~input, Lab_05_pre, 1
instance = comp, \b~input\, b~input, Lab_05_pre, 1
instance = comp, \x~0\, x~0, Lab_05_pre, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Lab_05_pre, 1
