vendor_name = ModelSim
source_file = 1, C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd
source_file = 1, C:/Users/user/Documents/GitHub/descomp/test_demux/test_demux.bdf
source_file = 1, C:/Users/user/Documents/GitHub/descomp/test_demux/Waveform.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/Documents/GitHub/descomp/test_demux/db/test_demux.cbx.xml
design_name = test_demux
instance = comp, \A~output , A~output, test_demux, 1
instance = comp, \B~output , B~output, test_demux, 1
instance = comp, \C~output , C~output, test_demux, 1
instance = comp, \D~output , D~output, test_demux, 1
instance = comp, \E~output , E~output, test_demux, 1
instance = comp, \F~output , F~output, test_demux, 1
instance = comp, \sel[2]~input , sel[2]~input, test_demux, 1
instance = comp, \sel[0]~input , sel[0]~input, test_demux, 1
instance = comp, \sel[1]~input , sel[1]~input, test_demux, 1
instance = comp, \inst|Equal0~0 , inst|Equal0~0, test_demux, 1
instance = comp, \inst|Equal0~1 , inst|Equal0~1, test_demux, 1
instance = comp, \inst|Equal0~2 , inst|Equal0~2, test_demux, 1
instance = comp, \inst|Equal0~3 , inst|Equal0~3, test_demux, 1
instance = comp, \inst|Equal0~4 , inst|Equal0~4, test_demux, 1
instance = comp, \inst|Equal0~5 , inst|Equal0~5, test_demux, 1
