/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [36:0] _00_;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [24:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [30:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_7z;
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  always_ff @(posedge celloutsig_1_7z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 37'h0000000000;
    else _00_ <= in_data[73:37];
  assign celloutsig_1_19z = { celloutsig_1_10z[6:2], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z[4:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_18z } / { 1'h1, celloutsig_1_11z[3], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_5z[4:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z } < { celloutsig_1_11z[9:7], celloutsig_1_11z[7], celloutsig_1_11z[5:0], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_15z = { in_data[124:119], celloutsig_1_2z } % { 1'h1, celloutsig_1_11z[9:7], celloutsig_1_11z[7], celloutsig_1_11z[5:4] };
  assign celloutsig_0_7z = in_data[31] ? celloutsig_0_2z[10:6] : { celloutsig_0_5z[19:17], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[168] ? { in_data[179:169], 1'h1, in_data[167:149] } : { in_data[152:125], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z[4:1] = celloutsig_1_1z[9] ? in_data[171:168] : { celloutsig_1_1z[6:5], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_13z = _00_[18:10] !== { celloutsig_0_6z[5:2], celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[122:116], celloutsig_1_2z, celloutsig_1_2z } !== in_data[164:156];
  assign celloutsig_1_8z = { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z[4:1], celloutsig_1_0z } !== { celloutsig_1_1z[21:18], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_2z = ~ { in_data[50:31], celloutsig_0_1z };
  assign celloutsig_1_10z = ~ in_data[170:161];
  assign celloutsig_0_3z = & { celloutsig_0_1z, _00_[16:11] };
  assign celloutsig_0_14z = & celloutsig_0_2z;
  assign celloutsig_1_7z = | { in_data[156:155], celloutsig_1_2z };
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[183];
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_1z[6:5] };
  assign celloutsig_1_0z = ~^ in_data[162:156];
  assign celloutsig_0_5z = { celloutsig_0_2z[5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } <<< { in_data[22:20], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_1z[20:18] <<< { celloutsig_1_1z[6], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[162:160], celloutsig_1_0z, celloutsig_1_0z } <<< { celloutsig_1_10z[7:4], celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_5z[16:8] ~^ celloutsig_0_2z[14:6];
  assign celloutsig_1_9z = ~((in_data[155] & celloutsig_1_8z) | celloutsig_1_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_9z) | celloutsig_1_6z[0]);
  assign celloutsig_0_1z = ~((in_data[48] & in_data[82]) | (_00_[34] & in_data[10]));
  assign { celloutsig_1_11z[10:8], celloutsig_1_11z[2], celloutsig_1_11z[5:3], celloutsig_1_11z[1:0], celloutsig_1_11z[7] } = ~ { celloutsig_1_10z[9:7], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z[6] = celloutsig_1_11z[7];
  assign celloutsig_1_5z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
