VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {tollboothcontroller}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {fast}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.320}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v20.14-s095_1 ((64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {July 18, 2025}
END_BANNER
PATH 1
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[7]} {CK}
  ENDPT {totalrevenue1_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.249}
    {} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.001} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.157} {0.000} {0.087} {} {0.157} {0.156} {} {5} {(117.15, 82.04) (103.29, 82.60)} 
    NET {} {} {} {} {} {totalrevenue1[7]} {} {0.000} {0.000} {0.087} {0.013} {0.157} {0.156} {} {} {} 
    INST {FE_PHC69_totalrevenue1_7} {A} {v} {Y} {v} {} {CLKBUFX2} {0.043} {0.000} {0.013} {} {0.200} {0.199} {} {1} {(105.27, 75.88) (107.25, 75.32)} 
    NET {} {} {} {} {} {FE_PHN69_totalrevenue1_7} {} {0.000} {0.000} {0.013} {0.002} {0.200} {0.199} {} {} {} 
    INST {g18418} {A1N} {v} {Y} {v} {} {OAI2BB2X1} {0.049} {0.000} {0.051} {} {0.249} {0.248} {} {1} {(101.31, 76.44) (104.61, 75.88)} 
    NET {} {} {} {} {} {n_522} {} {0.000} {0.000} {0.051} {0.003} {0.249} {0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.001} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[6]} {CK}
  ENDPT {totalrevenue1_reg[6]} {D} {DFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[6]} {Q} {SDFFSX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.055}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.259}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.004} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[6]} {CK} {^} {Q} {^} {} {SDFFSX1} {0.122} {0.000} {0.051} {} {0.122} {0.118} {} {4} {(82.83, 107.24) (97.35, 105.56)} 
    NET {} {} {} {} {} {tollrates1[6]} {} {0.000} {0.000} {0.051} {0.007} {0.122} {0.118} {} {} {} 
    INST {g18787} {B0} {^} {Y} {v} {} {OAI21XL} {0.043} {0.000} {0.060} {} {0.165} {0.161} {} {1} {(100.65, 91.00) (100.65, 90.44)} 
    NET {} {} {} {} {} {n_194} {} {0.000} {0.000} {0.060} {0.002} {0.165} {0.161} {} {} {} 
    INST {g18494} {A0} {v} {Y} {^} {} {AOI32X1} {0.054} {0.000} {0.062} {} {0.219} {0.215} {} {1} {(92.07, 92.12) (94.71, 92.68)} 
    NET {} {} {} {} {} {n_451} {} {0.000} {0.000} {0.062} {0.004} {0.219} {0.215} {} {} {} 
    INST {g18451} {B0} {^} {Y} {v} {} {OAI2BB2X1} {0.039} {0.000} {0.040} {} {0.259} {0.255} {} {1} {(106.59, 85.96) (105.27, 85.96)} 
    NET {} {} {} {} {} {n_488} {} {0.000} {0.000} {0.040} {0.002} {0.259} {0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.004} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[8]} {CK}
  ENDPT {vehiclecount1_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[6]} {QN} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.226}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.004} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[6]} {CK} {^} {QN} {^} {} {SDFFRX1} {0.148} {0.000} {0.052} {} {0.148} {0.143} {} {4} {(134.31, 36.68) (119.13, 37.24)} 
    NET {} {} {} {} {} {n_467} {} {0.000} {0.000} {0.052} {0.007} {0.148} {0.143} {} {} {} 
    INST {g18579} {AN} {^} {Y} {^} {} {NAND3BX1} {0.055} {0.000} {0.062} {} {0.203} {0.198} {} {4} {(129.69, 21.56) (128.37, 19.88)} 
    NET {} {} {} {} {} {n_515} {} {0.000} {0.000} {0.062} {0.008} {0.203} {0.198} {} {} {} 
    INST {g18560} {A} {^} {Y} {v} {} {INVX1} {0.024} {0.000} {0.021} {} {0.226} {0.222} {} {1} {(126.39, 21.56) (125.73, 21.00)} 
    NET {} {} {} {} {} {n_396} {} {0.000} {0.000} {0.021} {0.001} {0.226} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.004} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[7]} {CK}
  ENDPT {totalrevenue2_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.049}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.253}
    {} {Slack Time} {0.005}
  END_SLK_CLC
  SLK 0.005
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.005} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {0.142} {} {5} {(122.43, 142.52) (108.57, 143.08)} 
    NET {} {} {} {} {} {totalrevenue2[7]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {0.142} {} {} {} 
    INST {FE_PHC64_totalrevenue2_7} {A} {v} {Y} {v} {} {DLY1X1} {0.063} {0.000} {0.016} {} {0.209} {0.205} {} {1} {(120.45, 148.12) (123.09, 145.88)} 
    NET {} {} {} {} {} {FE_PHN64_totalrevenue2_7} {} {0.000} {0.000} {0.016} {0.002} {0.209} {0.205} {} {} {} 
    INST {g18419} {A1N} {v} {Y} {v} {} {OAI2BB2X1} {0.044} {0.000} {0.039} {} {0.253} {0.249} {} {1} {(115.83, 147.00) (119.13, 146.44)} 
    NET {} {} {} {} {} {n_546} {} {0.000} {0.000} {0.039} {0.002} {0.253} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.005} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[11]} {CK}
  ENDPT {vehiclecount1_reg[11]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.017}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.223}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.007} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.134} {0.000} {0.042} {} {0.134} {0.127} {} {4} {(123.75, 16.52) (140.25, 14.84)} 
    NET {} {} {} {} {} {vehiclecount1[8]} {} {0.000} {0.000} {0.042} {0.005} {0.134} {0.127} {} {} {} 
    INST {g18880} {B} {v} {Y} {^} {} {NAND2X1} {0.029} {0.000} {0.038} {} {0.163} {0.156} {} {3} {(140.91, 21.56) (141.57, 20.44)} 
    NET {} {} {} {} {} {n_125} {} {0.000} {0.000} {0.038} {0.005} {0.163} {0.156} {} {} {} 
    INST {g18827} {B} {^} {Y} {v} {} {NOR2BX1} {0.020} {0.000} {0.022} {} {0.183} {0.176} {} {2} {(150.15, 21.00) (150.81, 22.12)} 
    NET {} {} {} {} {} {n_152} {} {0.000} {0.000} {0.022} {0.002} {0.183} {0.176} {} {} {} 
    INST {g18524} {AN} {v} {Y} {v} {} {NOR2BX1} {0.040} {0.000} {0.044} {} {0.223} {0.217} {} {3} {(152.13, 21.00) (154.11, 22.12)} 
    NET {} {} {} {} {} {n_427} {} {0.000} {0.000} {0.044} {0.006} {0.223} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.007} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {state_reg[1]} {CK}
  ENDPT {state_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[0]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.044}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.244}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.251}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.007} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[0]} {CK} {^} {QN} {^} {} {DFFRX1} {0.147} {0.000} {0.049} {} {0.147} {0.140} {} {5} {(46.53, 45.64) (33.99, 47.32)} 
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.049} {0.007} {0.147} {0.140} {} {} {} 
    INST {g18814} {C} {^} {Y} {v} {} {NOR3BX1} {0.030} {0.000} {0.037} {} {0.178} {0.170} {} {2} {(24.09, 41.16) (22.77, 40.04)} 
    NET {} {} {} {} {} {n_168} {} {0.000} {0.000} {0.037} {0.004} {0.178} {0.170} {} {} {} 
    INST {g18801} {A} {v} {Y} {^} {} {INVX1} {0.016} {0.000} {0.014} {} {0.193} {0.186} {} {1} {(22.77, 45.64) (23.43, 46.20)} 
    NET {} {} {} {} {} {n_169} {} {0.000} {0.000} {0.014} {0.001} {0.193} {0.186} {} {} {} 
    INST {g18739} {B0} {^} {Y} {v} {} {OAI21XL} {0.058} {0.000} {0.102} {} {0.251} {0.244} {} {1} {(25.41, 46.76) (25.41, 47.32)} 
    NET {} {} {} {} {} {n_239} {} {0.000} {0.000} {0.102} {0.005} {0.251} {0.244} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.007} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.007} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[8]} {CK}
  ENDPT {vehiclecount1_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[7]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.206}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.214}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.008} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[7]} {CK} {^} {QN} {v} {} {DFFRX1} {0.138} {0.000} {0.021} {} {0.138} {0.130} {} {4} {(142.23, 31.64) (129.69, 29.96)} 
    NET {} {} {} {} {} {n_459} {} {0.000} {0.000} {0.021} {0.002} {0.138} {0.130} {} {} {} 
    INST {g18505} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.076} {0.000} {0.111} {} {0.214} {0.206} {} {4} {(127.71, 25.48) (125.73, 27.16)} 
    NET {} {} {} {} {} {n_481} {} {0.000} {0.000} {0.111} {0.009} {0.214} {0.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.008} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[3]} {CK}
  ENDPT {totalrevenue0_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[3]} {QN} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.008} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[3]} {CK} {^} {QN} {^} {} {SDFFRX1} {0.136} {0.000} {0.027} {} {0.136} {0.128} {} {4} {(50.49, 91.00) (35.31, 90.44)} 
    NET {} {} {} {} {} {n_92} {} {0.000} {0.000} {0.027} {0.003} {0.136} {0.128} {} {} {} 
    INST {g18885} {B} {^} {Y} {v} {} {NAND2X1} {0.036} {0.000} {0.059} {} {0.172} {0.164} {} {3} {(37.29, 96.04) (37.95, 97.16)} 
    NET {} {} {} {} {} {n_256} {} {0.000} {0.000} {0.059} {0.004} {0.172} {0.164} {} {} {} 
    INST {g18670} {A1} {v} {Y} {^} {} {AOI32X1} {0.040} {0.000} {0.036} {} {0.212} {0.204} {} {1} {(37.29, 101.64) (33.99, 102.76)} 
    NET {} {} {} {} {} {n_284} {} {0.000} {0.000} {0.036} {0.001} {0.212} {0.204} {} {} {} 
    INST {g18622} {A0} {^} {Y} {v} {} {OAI22X1} {0.043} {0.000} {0.051} {} {0.256} {0.248} {} {1} {(32.01, 101.64) (31.35, 100.52)} 
    NET {} {} {} {} {} {n_358} {} {0.000} {0.000} {0.051} {0.003} {0.256} {0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.008} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[15]} {CK}
  ENDPT {vehiclecount0_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.009} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.016} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.016} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.328} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.009} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[13]} {CK}
  ENDPT {vehiclecount0_reg[13]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.009} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.015} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.015} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.328} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.009} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[14]} {CK}
  ENDPT {vehiclecount0_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.009} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.015} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.015} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.328} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.009} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[15]} {CK}
  ENDPT {vehiclecount2_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.340}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.009} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.009} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.015} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.015} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.328} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.003} {0.000} {0.661} {0.100} {0.340} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.009} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[10]} {CK}
  ENDPT {vehiclecount2_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.003} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[11]} {CK}
  ENDPT {vehiclecount2_reg[11]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.003} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[9]} {CK}
  ENDPT {vehiclecount2_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[14]} {CK}
  ENDPT {totalrevenue2_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[12]} {CK}
  ENDPT {totalrevenue2_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[15]} {CK}
  ENDPT {totalrevenue2_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[12]} {CK}
  ENDPT {vehiclecount0_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.010} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.010} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.010} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[9]} {CK}
  ENDPT {totalrevenue2_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[10]} {CK}
  ENDPT {totalrevenue2_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[8]} {CK}
  ENDPT {totalrevenue2_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[11]} {CK}
  ENDPT {totalrevenue2_reg[11]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[13]} {CK}
  ENDPT {totalrevenue2_reg[13]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[14]} {CK}
  ENDPT {vehiclecount2_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.327} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.341} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[6]} {CK}
  ENDPT {totalrevenue0_reg[6]} {D} {DFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[5]} {QN} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.056}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.256}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.267}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[5]} {CK} {^} {QN} {v} {} {SDFFSX1} {0.128} {0.000} {0.037} {} {0.128} {0.117} {} {4} {(53.13, 121.24) (39.93, 123.48)} 
    NET {} {} {} {} {} {n_384} {} {0.000} {0.000} {0.037} {0.005} {0.128} {0.117} {} {} {} 
    INST {g18900} {B} {v} {Y} {^} {} {NAND2X1} {0.018} {0.000} {0.020} {} {0.146} {0.135} {} {1} {(33.99, 122.36) (34.65, 121.24)} 
    NET {} {} {} {} {} {n_88} {} {0.000} {0.000} {0.020} {0.002} {0.146} {0.135} {} {} {} 
    INST {g18535} {B0} {^} {Y} {v} {} {AOI2BB2X1} {0.043} {0.000} {0.077} {} {0.190} {0.179} {} {3} {(35.97, 116.76) (36.63, 116.76)} 
    NET {} {} {} {} {} {n_426} {} {0.000} {0.000} {0.077} {0.006} {0.190} {0.179} {} {} {} 
    INST {g18488} {A2} {v} {Y} {^} {} {AOI32X1} {0.045} {0.000} {0.045} {} {0.234} {0.223} {} {1} {(35.97, 132.44) (32.01, 133.00)} 
    NET {} {} {} {} {} {n_454} {} {0.000} {0.000} {0.045} {0.002} {0.234} {0.223} {} {} {} 
    INST {g18454} {B0} {^} {Y} {v} {} {OAI2BB2X1} {0.033} {0.000} {0.035} {} {0.267} {0.256} {} {1} {(30.69, 126.28) (29.37, 126.28)} 
    NET {} {} {} {} {} {n_489} {} {0.000} {0.000} {0.035} {0.001} {0.267} {0.256} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[13]} {CK}
  ENDPT {vehiclecount2_reg[13]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.014} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.014} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.326} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.004} {0.000} {0.661} {0.100} {0.342} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[12]} {CK}
  ENDPT {vehiclecount2_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.013} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.013} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.326} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.005} {0.000} {0.661} {0.100} {0.342} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[3]} {CK}
  ENDPT {vehiclecount0_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.011} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.011} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.013} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.013} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.326} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.005} {0.000} {0.661} {0.100} {0.342} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.011} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[8]} {CK}
  ENDPT {vehiclecount2_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.012} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.012} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.013} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.013} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.326} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.005} {0.000} {0.661} {0.100} {0.342} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.012} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[7]} {CK}
  ENDPT {vehiclecount2_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.012} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.012} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.013} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.013} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.325} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.005} {0.000} {0.661} {0.100} {0.342} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.012} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[2]} {CK}
  ENDPT {vehiclecount0_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.012} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.012} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.013} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.013} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.325} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.005} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.012} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[6]} {CK}
  ENDPT {vehiclecount2_reg[6]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.325} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[0]} {CK}
  ENDPT {vehiclecount2_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.325} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[1]} {CK}
  ENDPT {vehiclecount2_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.324} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[5]} {CK}
  ENDPT {vehiclecount2_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.324} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[4]} {CK}
  ENDPT {vehiclecount2_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.343}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.324} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.343} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[3]} {CK}
  ENDPT {vehiclecount2_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.344}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.324} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.344} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount2_reg[2]} {CK}
  ENDPT {vehiclecount2_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.130}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.330}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.344}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.013} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.013} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {0.012} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {0.012} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {0.324} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.006} {0.000} {0.661} {0.100} {0.344} {0.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.013} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[7]} {CK}
  ENDPT {totalrevenue0_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.049}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.015} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.155} {0.000} {0.082} {} {0.155} {0.140} {} {5} {(68.97, 132.44) (55.11, 133.00)} 
    NET {} {} {} {} {} {totalrevenue0[7]} {} {0.000} {0.000} {0.082} {0.012} {0.155} {0.140} {} {} {} 
    INST {FE_PHC70_totalrevenue0_7} {A} {v} {Y} {v} {} {DLY1X1} {0.065} {0.000} {0.017} {} {0.220} {0.205} {} {1} {(66.33, 138.04) (68.97, 135.80)} 
    NET {} {} {} {} {} {FE_PHN70_totalrevenue0_7} {} {0.000} {0.000} {0.017} {0.002} {0.220} {0.205} {} {} {} 
    INST {g18415} {A1N} {v} {Y} {v} {} {OAI2BB2X1} {0.044} {0.000} {0.039} {} {0.264} {0.249} {} {1} {(61.71, 136.92) (65.01, 136.36)} 
    NET {} {} {} {} {} {n_521} {} {0.000} {0.000} {0.039} {0.002} {0.264} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.015} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[13]} {CK}
  ENDPT {vehiclecount1_reg[13]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[11]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.236}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.015} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.015} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[11]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.138} {0.000} {0.049} {} {0.138} {0.122} {} {4} {(160.71, 10.36) (177.21, 12.04)} 
    NET {} {} {} {} {} {vehiclecount1[11]} {} {0.000} {0.000} {0.049} {0.006} {0.138} {0.122} {} {} {} 
    INST {g18873} {B} {v} {Y} {^} {} {NAND2X1} {0.028} {0.000} {0.034} {} {0.166} {0.150} {} {2} {(164.01, 15.40) (164.67, 16.52)} 
    NET {} {} {} {} {} {n_428} {} {0.000} {0.000} {0.034} {0.004} {0.166} {0.150} {} {} {} 
    INST {g18504} {AN} {^} {Y} {^} {} {NAND2BX1} {0.046} {0.000} {0.053} {} {0.211} {0.196} {} {3} {(162.69, 27.72) (164.01, 24.92)} 
    NET {} {} {} {} {} {n_554} {} {0.000} {0.000} {0.053} {0.007} {0.211} {0.196} {} {} {} 
    INST {g18500} {A} {^} {Y} {v} {} {INVX1} {0.025} {0.000} {0.026} {} {0.236} {0.221} {} {1} {(172.59, 25.48) (171.93, 26.04)} 
    NET {} {} {} {} {} {n_457} {} {0.000} {0.000} {0.026} {0.003} {0.236} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.015} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {state_reg[2]} {CK}
  ENDPT {state_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.129} {0.000} {0.031} {} {0.129} {0.114} {} {4} {(45.21, 55.72) (31.35, 55.16)} 
    NET {} {} {} {} {} {state[2]} {} {0.000} {0.000} {0.031} {0.004} {0.129} {0.114} {} {} {} 
    INST {g18879} {B} {v} {Y} {^} {} {NOR2X1} {0.044} {0.000} {0.077} {} {0.174} {0.158} {} {3} {(32.67, 51.24) (33.99, 51.24)} 
    NET {} {} {} {} {} {n_147} {} {0.000} {0.000} {0.077} {0.006} {0.174} {0.158} {} {} {} 
    INST {g18840} {B} {^} {Y} {v} {} {NOR2X1} {0.036} {0.000} {0.037} {} {0.210} {0.194} {} {1} {(30.69, 46.20) (32.01, 46.20)} 
    NET {} {} {} {} {} {n_143} {} {0.000} {0.000} {0.037} {0.004} {0.210} {0.195} {} {} {} 
    INST {FE_PHC68_n_143} {A} {v} {Y} {v} {} {DLY1X1} {0.058} {0.000} {0.015} {} {0.268} {0.253} {} {1} {(47.19, 57.40) (49.83, 55.16)} 
    NET {} {} {} {} {} {FE_PHN68_n_143} {} {0.000} {0.000} {0.015} {0.002} {0.268} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[13]} {CK}
  ENDPT {totalrevenue0_reg[13]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[12]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.238}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[12]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.035} {} {0.141} {0.125} {} {4} {(28.05, 152.60) (15.51, 150.92)} 
    NET {} {} {} {} {} {n_217} {} {0.000} {0.000} {0.035} {0.005} {0.141} {0.125} {} {} {} 
    INST {g18764} {AN} {^} {Y} {^} {} {NAND2BX1} {0.033} {0.000} {0.026} {} {0.174} {0.158} {} {2} {(29.37, 148.68) (30.69, 145.88)} 
    NET {} {} {} {} {} {n_510} {} {0.000} {0.000} {0.026} {0.003} {0.174} {0.158} {} {} {} 
    INST {g18408} {AN} {^} {Y} {^} {} {NAND2BX1} {0.043} {0.000} {0.049} {} {0.217} {0.201} {} {3} {(34.65, 150.36) (35.97, 153.16)} 
    NET {} {} {} {} {} {n_581} {} {0.000} {0.000} {0.049} {0.006} {0.217} {0.201} {} {} {} 
    INST {g18405} {A} {^} {Y} {v} {} {INVX1} {0.021} {0.000} {0.020} {} {0.238} {0.222} {} {1} {(41.91, 156.52) (42.57, 157.08)} 
    NET {} {} {} {} {} {n_524} {} {0.000} {0.000} {0.020} {0.002} {0.238} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[6]} {CK}
  ENDPT {vehiclecount1_reg[6]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[4]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.216}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.232}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[4]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.149} {0.000} {0.043} {} {0.149} {0.132} {} {3} {(121.11, 56.84) (136.29, 57.40)} 
    NET {} {} {} {} {} {n_409} {} {0.000} {0.000} {0.043} {0.006} {0.149} {0.132} {} {} {} 
    INST {g18596} {A0} {v} {Y} {^} {} {AOI21X1} {0.044} {0.000} {0.063} {} {0.193} {0.177} {} {2} {(124.41, 42.28) (123.75, 42.28)} 
    NET {} {} {} {} {} {n_405} {} {0.000} {0.000} {0.063} {0.004} {0.193} {0.177} {} {} {} 
    INST {g18573} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.039} {0.000} {0.049} {} {0.232} {0.216} {} {2} {(134.31, 46.20) (132.99, 47.32)} 
    NET {} {} {} {} {} {n_432} {} {0.000} {0.000} {0.049} {0.003} {0.232} {0.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.016} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[8]} {CK}
  ENDPT {vehiclecount0_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[7]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.205}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.224}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.019} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[7]} {CK} {^} {QN} {v} {} {DFFRX1} {0.143} {0.000} {0.031} {} {0.143} {0.124} {} {4} {(127.05, 75.88) (139.59, 77.56)} 
    NET {} {} {} {} {} {n_360} {} {0.000} {0.000} {0.031} {0.004} {0.143} {0.124} {} {} {} 
    INST {g18599} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.081} {0.000} {0.116} {} {0.224} {0.205} {} {5} {(133.65, 65.80) (135.63, 67.48)} 
    NET {} {} {} {} {} {n_414} {} {0.000} {0.000} {0.116} {0.010} {0.224} {0.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.019} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[4]} {CK}
  ENDPT {totalrevenue0_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[4]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.271}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.019} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[4]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.114} {} {5} {(15.51, 106.12) (28.05, 107.80)} 
    NET {} {} {} {} {} {n_47} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.114} {} {} {} 
    INST {g18491} {B1} {^} {Y} {v} {} {OAI32X1} {0.026} {0.000} {0.034} {} {0.159} {0.140} {} {1} {(23.43, 111.72) (22.11, 110.60)} 
    NET {} {} {} {} {} {n_438} {} {0.000} {0.000} {0.034} {0.001} {0.159} {0.140} {} {} {} 
    INST {FE_PHC92_n_438} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.018} {} {0.271} {0.252} {} {1} {(16.83, 110.60) (19.47, 112.84)} 
    NET {} {} {} {} {} {FE_PHN92_n_438} {} {0.000} {0.000} {0.018} {0.002} {0.271} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.019} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[9]} {CK}
  ENDPT {totalrevenue0_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[9]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.020} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[9]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.024} {} {0.135} {0.115} {} {4} {(28.05, 132.44) (15.51, 130.76)} 
    NET {} {} {} {} {} {n_21} {} {0.000} {0.000} {0.024} {0.003} {0.135} {0.115} {} {} {} 
    INST {g18374} {B1} {^} {Y} {v} {} {OAI32X1} {0.027} {0.000} {0.032} {} {0.162} {0.142} {} {1} {(23.43, 136.92) (22.11, 138.04)} 
    NET {} {} {} {} {} {n_566} {} {0.000} {0.000} {0.032} {0.001} {0.162} {0.142} {} {} {} 
    INST {FE_PHC117_n_566} {A} {v} {Y} {v} {} {DLY2X1} {0.110} {0.000} {0.015} {} {0.272} {0.253} {} {1} {(26.07, 138.04) (28.71, 135.80)} 
    NET {} {} {} {} {} {FE_PHN117_n_566} {} {0.000} {0.000} {0.015} {0.001} {0.272} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.020} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[3]} {CK}
  ENDPT {tollrates1_reg[3]} {SI} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[3]} {Q} {SDFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.033}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[3]} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.137} {0.000} {0.053} {} {0.137} {0.116} {} {4} {(72.27, 76.44) (87.45, 77.00)} 
    NET {} {} {} {} {} {tollrates1[3]} {} {0.000} {0.000} {0.053} {0.008} {0.137} {0.116} {} {} {} 
    INST {FE_PHC28_tollrates1_3} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.020} {} {0.254} {0.233} {} {1} {(75.57, 80.36) (78.21, 82.60)} 
    NET {} {} {} {} {} {FE_PHN28_tollrates1_3} {} {0.000} {0.000} {0.020} {0.002} {0.254} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[2]} {CK}
  ENDPT {totalrevenue0_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.273}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.113} {} {5} {(14.85, 96.04) (27.39, 97.72)} 
    NET {} {} {} {} {} {n_22} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.113} {} {} {} 
    INST {g18620} {B1} {^} {Y} {v} {} {OAI32X1} {0.027} {0.000} {0.035} {} {0.161} {0.140} {} {1} {(23.43, 91.56) (22.11, 90.44)} 
    NET {} {} {} {} {} {n_373} {} {0.000} {0.000} {0.035} {0.001} {0.161} {0.140} {} {} {} 
    INST {FE_PHC109_n_373} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.018} {} {0.273} {0.252} {} {1} {(16.83, 90.44) (19.47, 92.68)} 
    NET {} {} {} {} {} {FE_PHN109_n_373} {} {0.000} {0.000} {0.018} {0.002} {0.273} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[3]} {CK}
  ENDPT {tollrates0_reg[3]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[3]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.244}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[3]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.132} {0.000} {0.038} {} {0.132} {0.111} {} {4} {(50.49, 91.00) (33.99, 92.68)} 
    NET {} {} {} {} {} {tollrates0[3]} {} {0.000} {0.000} {0.038} {0.005} {0.132} {0.111} {} {} {} 
    INST {FE_PHC25_tollrates0_3} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.017} {} {0.244} {0.223} {} {1} {(49.17, 97.72) (51.81, 95.48)} 
    NET {} {} {} {} {} {FE_PHN25_tollrates0_3} {} {0.000} {0.000} {0.017} {0.002} {0.244} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[8]} {CK}
  ENDPT {totalrevenue1_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[7]} {QN} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.241}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.021} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[7]} {CK} {^} {QN} {^} {} {SDFFRX1} {0.142} {0.000} {0.039} {} {0.142} {0.121} {} {4} {(80.85, 97.16) (96.03, 97.72)} 
    NET {} {} {} {} {} {n_71} {} {0.000} {0.000} {0.039} {0.005} {0.142} {0.121} {} {} {} 
    INST {g18905} {B} {^} {Y} {v} {} {NOR2X1} {0.027} {0.000} {0.034} {} {0.169} {0.147} {} {2} {(92.07, 81.48) (93.39, 81.48)} 
    NET {} {} {} {} {} {n_119} {} {0.000} {0.000} {0.034} {0.004} {0.169} {0.147} {} {} {} 
    INST {g18441} {B0} {v} {Y} {^} {} {AOI21X1} {0.041} {0.000} {0.069} {} {0.210} {0.189} {} {2} {(93.39, 61.88) (93.39, 62.44)} 
    NET {} {} {} {} {} {n_485} {} {0.000} {0.000} {0.069} {0.004} {0.210} {0.189} {} {} {} 
    INST {g18428} {B} {^} {Y} {v} {} {NOR2X1} {0.031} {0.000} {0.032} {} {0.241} {0.219} {} {2} {(89.43, 46.20) (90.75, 46.20)} 
    NET {} {} {} {} {} {n_505} {} {0.000} {0.000} {0.032} {0.003} {0.241} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.021} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[2]} {CK}
  ENDPT {tollrates0_reg[2]} {SI} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[2]} {Q} {SDFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.251}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[2]} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.126} {0.000} {0.032} {} {0.126} {0.105} {} {3} {(48.51, 86.52) (33.33, 87.08)} 
    NET {} {} {} {} {} {tollrates0[2]} {} {0.000} {0.000} {0.032} {0.004} {0.126} {0.105} {} {} {} 
    INST {FE_PHC63_tollrates0_2} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.045} {} {0.251} {0.229} {} {2} {(26.07, 90.44) (28.71, 92.68)} 
    NET {} {} {} {} {} {FE_PHN63_tollrates0_2} {} {0.000} {0.000} {0.045} {0.006} {0.251} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[2]} {CK}
  ENDPT {vehiclecount2_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.274}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.111} {} {4} {(114.51, 176.68) (101.97, 178.36)} 
    NET {} {} {} {} {} {n_49} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.111} {} {} {} 
    INST {g18589} {B1} {^} {Y} {v} {} {OAI32X1} {0.029} {0.000} {0.039} {} {0.162} {0.140} {} {1} {(104.61, 172.20) (105.93, 171.08)} 
    NET {} {} {} {} {} {n_398} {} {0.000} {0.000} {0.039} {0.002} {0.162} {0.140} {} {} {} 
    INST {FE_PHC36_n_398} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.017} {} {0.274} {0.252} {} {1} {(114.51, 171.08) (117.15, 173.32)} 
    NET {} {} {} {} {} {FE_PHN36_n_398} {} {0.000} {0.000} {0.017} {0.002} {0.274} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[2]} {CK}
  ENDPT {vehiclecount1_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.274}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.112} {} {4} {(100.65, 51.80) (113.19, 50.12)} 
    NET {} {} {} {} {} {n_50} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.112} {} {} {} 
    INST {g18611} {B1} {^} {Y} {v} {} {OAI32X1} {0.028} {0.000} {0.037} {} {0.162} {0.140} {} {1} {(107.91, 56.28) (109.23, 57.40)} 
    NET {} {} {} {} {} {n_345} {} {0.000} {0.000} {0.037} {0.002} {0.162} {0.140} {} {} {} 
    INST {FE_PHC114_n_345} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.017} {} {0.274} {0.252} {} {1} {(101.97, 57.40) (104.61, 55.16)} 
    NET {} {} {} {} {} {FE_PHN114_n_345} {} {0.000} {0.000} {0.017} {0.002} {0.274} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[13]} {CK}
  ENDPT {vehiclecount2_reg[13]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.244}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.148} {0.000} {0.068} {} {0.148} {0.126} {} {4} {(145.53, 116.20) (159.39, 115.64)} 
    NET {} {} {} {} {} {vehiclecount2[12]} {} {0.000} {0.000} {0.068} {0.010} {0.148} {0.126} {} {} {} 
    INST {FE_PHC155_vehiclecount2_12} {A} {v} {Y} {v} {} {CLKBUFX2} {0.040} {0.000} {0.014} {} {0.188} {0.166} {} {1} {(156.75, 112.28) (158.73, 112.84)} 
    NET {} {} {} {} {} {FE_PHN155_vehiclecount2_12} {} {0.000} {0.000} {0.014} {0.002} {0.188} {0.166} {} {} {} 
    INST {g18597} {C} {v} {Y} {^} {} {NAND3BX1} {0.032} {0.000} {0.059} {} {0.220} {0.198} {} {3} {(156.09, 107.24) (156.75, 107.80)} 
    NET {} {} {} {} {} {n_493} {} {0.000} {0.000} {0.059} {0.008} {0.220} {0.198} {} {} {} 
    INST {g18583} {A} {^} {Y} {v} {} {INVX1} {0.024} {0.000} {0.022} {} {0.244} {0.222} {} {1} {(151.47, 106.12) (150.81, 106.68)} 
    NET {} {} {} {} {} {n_422} {} {0.000} {0.000} {0.022} {0.002} {0.244} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[14]} {CK}
  ENDPT {vehiclecount2_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.020} {} {0.133} {0.111} {} {4} {(146.85, 92.12) (159.39, 90.44)} 
    NET {} {} {} {} {} {n_23} {} {0.000} {0.000} {0.020} {0.002} {0.133} {0.111} {} {} {} 
    INST {g18467} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.040} {} {0.163} {0.141} {} {1} {(156.75, 96.60) (155.43, 97.72)} 
    NET {} {} {} {} {} {n_495} {} {0.000} {0.000} {0.040} {0.002} {0.163} {0.141} {} {} {} 
    INST {FE_PHC112_n_495} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.015} {} {0.275} {0.253} {} {1} {(146.19, 97.72) (148.83, 95.48)} 
    NET {} {} {} {} {} {FE_PHN112_n_495} {} {0.000} {0.000} {0.015} {0.001} {0.275} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[4]} {CK}
  ENDPT {tollrates1_reg[4]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[4]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[4]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.127} {0.000} {0.029} {} {0.127} {0.105} {} {4} {(55.77, 101.08) (72.27, 102.76)} 
    NET {} {} {} {} {} {tollrates1[4]} {} {0.000} {0.000} {0.029} {0.003} {0.127} {0.105} {} {} {} 
    INST {FE_PHC57_tollrates1_4} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.027} {} {0.243} {0.221} {} {2} {(59.07, 97.72) (61.71, 95.48)} 
    NET {} {} {} {} {} {FE_PHN57_tollrates1_4} {} {0.000} {0.000} {0.027} {0.003} {0.243} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[0]} {CK}
  ENDPT {tollrates0_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.245}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.132} {0.000} {0.038} {} {0.132} {0.109} {} {4} {(49.17, 80.92) (32.67, 82.60)} 
    NET {} {} {} {} {} {tollrates0[0]} {} {0.000} {0.000} {0.038} {0.005} {0.132} {0.109} {} {} {} 
    INST {FE_PHC27_tollrates0_0} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.019} {} {0.245} {0.223} {} {1} {(47.85, 77.56) (50.49, 75.32)} 
    NET {} {} {} {} {} {FE_PHN27_tollrates0_0} {} {0.000} {0.000} {0.019} {0.002} {0.245} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.022} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[6]} {CK}
  ENDPT {tollrates2_reg[6]} {SI} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[6]} {Q} {SDFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.252}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[6]} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.127} {0.000} {0.034} {} {0.127} {0.105} {} {3} {(82.83, 152.04) (98.01, 151.48)} 
    NET {} {} {} {} {} {tollrates2[6]} {} {0.000} {0.000} {0.034} {0.004} {0.127} {0.105} {} {} {} 
    INST {FE_PHC61_tollrates2_6} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.044} {} {0.252} {0.229} {} {2} {(95.37, 148.12) (98.01, 145.88)} 
    NET {} {} {} {} {} {FE_PHN61_tollrates2_6} {} {0.000} {0.000} {0.044} {0.006} {0.252} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[0]} {CK}
  ENDPT {totalrevenue2_reg[0]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[0]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.276}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[0]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.020} {} {0.133} {0.110} {} {4} {(68.97, 172.76) (56.43, 171.08)} 
    NET {} {} {} {} {} {n_60} {} {0.000} {0.000} {0.020} {0.002} {0.133} {0.110} {} {} {} 
    INST {g18613} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.041} {} {0.163} {0.140} {} {1} {(61.71, 167.16) (63.03, 168.28)} 
    NET {} {} {} {} {} {n_369} {} {0.000} {0.000} {0.041} {0.002} {0.163} {0.140} {} {} {} 
    INST {FE_PHC19_n_369} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.016} {} {0.276} {0.252} {} {1} {(63.69, 178.36) (66.33, 176.12)} 
    NET {} {} {} {} {} {FE_PHN19_n_369} {} {0.000} {0.000} {0.016} {0.001} {0.276} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[11]} {CK}
  ENDPT {vehiclecount2_reg[11]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[11]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[11]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.112} {} {4} {(164.01, 102.20) (176.55, 100.52)} 
    NET {} {} {} {} {} {n_7} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.112} {} {} {} 
    INST {g18510} {B1} {^} {Y} {v} {} {OAI32X1} {0.026} {0.000} {0.031} {} {0.161} {0.137} {} {1} {(170.61, 106.68) (169.29, 107.80)} 
    NET {} {} {} {} {} {n_449} {} {0.000} {0.000} {0.031} {0.001} {0.161} {0.137} {} {} {} 
    INST {FE_PHC108_n_449} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.023} {} {0.275} {0.251} {} {1} {(172.59, 107.80) (175.23, 105.56)} 
    NET {} {} {} {} {} {FE_PHN108_n_449} {} {0.000} {0.000} {0.023} {0.003} {0.275} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[3]} {CK}
  ENDPT {totalrevenue1_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[3]} {Q} {SDFFRHQX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.248}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.271}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[3]} {CK} {^} {Q} {^} {} {SDFFRHQX1} {0.137} {0.000} {0.059} {} {0.137} {0.114} {} {4} {(72.27, 76.44) (87.45, 77.00)} 
    NET {} {} {} {} {} {tollrates1[3]} {} {0.000} {0.000} {0.059} {0.008} {0.137} {0.114} {} {} {} 
    INST {g18810} {B0} {^} {Y} {v} {} {OAI21XL} {0.043} {0.000} {0.054} {} {0.180} {0.157} {} {1} {(84.81, 66.92) (84.81, 67.48)} 
    NET {} {} {} {} {} {n_187} {} {0.000} {0.000} {0.054} {0.002} {0.180} {0.157} {} {} {} 
    INST {g18682} {A0} {v} {Y} {^} {} {AOI32X1} {0.047} {0.000} {0.049} {} {0.227} {0.204} {} {1} {(82.17, 61.88) (84.81, 62.44)} 
    NET {} {} {} {} {} {n_257} {} {0.000} {0.000} {0.049} {0.002} {0.227} {0.204} {} {} {} 
    INST {g18590} {A0} {^} {Y} {v} {} {OAI22X1} {0.044} {0.000} {0.047} {} {0.271} {0.248} {} {1} {(84.15, 51.24) (84.81, 50.12)} 
    NET {} {} {} {} {} {n_338} {} {0.000} {0.000} {0.047} {0.003} {0.271} {0.248} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[5]} {CK}
  ENDPT {vehiclecount2_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[5]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.276}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[5]} {CK} {^} {QN} {^} {} {DFFRX1} {0.131} {0.000} {0.015} {} {0.131} {0.108} {} {4} {(127.05, 162.68) (139.59, 161.00)} 
    NET {} {} {} {} {} {n_12} {} {0.000} {0.000} {0.015} {0.001} {0.131} {0.108} {} {} {} 
    INST {g18586} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.047} {} {0.162} {0.139} {} {1} {(139.59, 157.08) (138.27, 158.20)} 
    NET {} {} {} {} {} {n_387} {} {0.000} {0.000} {0.047} {0.002} {0.162} {0.139} {} {} {} 
    INST {FE_PHC24_n_387} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.015} {} {0.276} {0.253} {} {1} {(124.41, 158.20) (127.05, 155.96)} 
    NET {} {} {} {} {} {FE_PHN24_n_387} {} {0.000} {0.000} {0.015} {0.001} {0.276} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.023} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {state_reg[0]} {CK}
  ENDPT {state_reg[0]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[0]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.043}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.243}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.267}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.024} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.024} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[0]} {CK} {^} {QN} {^} {} {DFFRX1} {0.147} {0.000} {0.049} {} {0.147} {0.123} {} {5} {(46.53, 45.64) (33.99, 47.32)} 
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.049} {0.007} {0.147} {0.123} {} {} {} 
    INST {g18814} {C} {^} {Y} {v} {} {NOR3BX1} {0.030} {0.000} {0.037} {} {0.178} {0.154} {} {2} {(24.09, 41.16) (22.77, 40.04)} 
    NET {} {} {} {} {} {n_168} {} {0.000} {0.000} {0.037} {0.004} {0.178} {0.154} {} {} {} 
    INST {g18774} {B0} {v} {Y} {^} {} {OAI31X1} {0.020} {0.000} {0.029} {} {0.197} {0.173} {} {1} {(15.51, 35.56) (16.17, 35.00)} 
    NET {} {} {} {} {} {n_195} {} {0.000} {0.000} {0.029} {0.002} {0.197} {0.173} {} {} {} 
    INST {g18643} {B0} {^} {Y} {v} {} {OAI211X1} {0.070} {0.000} {0.111} {} {0.267} {0.243} {} {1} {(15.51, 41.72) (14.19, 40.04)} 
    NET {} {} {} {} {} {n_273} {} {0.000} {0.000} {0.111} {0.006} {0.267} {0.243} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.024} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[3]} {CK}
  ENDPT {totalrevenue2_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[3]} {QN} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.049}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.249}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.274}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[3]} {CK} {^} {QN} {^} {} {SDFFRX1} {0.141} {0.000} {0.038} {} {0.141} {0.116} {} {4} {(65.01, 107.24) (80.19, 107.80)} 
    NET {} {} {} {} {} {n_75} {} {0.000} {0.000} {0.038} {0.005} {0.141} {0.116} {} {} {} 
    INST {g18914} {B} {^} {Y} {v} {} {NAND2X1} {0.046} {0.000} {0.073} {} {0.187} {0.162} {} {3} {(85.47, 126.28) (86.13, 127.40)} 
    NET {} {} {} {} {} {n_254} {} {0.000} {0.000} {0.073} {0.006} {0.187} {0.162} {} {} {} 
    INST {g18672} {A1} {v} {Y} {^} {} {AOI32X1} {0.048} {0.000} {0.047} {} {0.235} {0.210} {} {1} {(73.59, 131.88) (76.89, 133.00)} 
    NET {} {} {} {} {} {n_285} {} {0.000} {0.000} {0.047} {0.002} {0.235} {0.210} {} {} {} 
    INST {g18617} {A0} {^} {Y} {v} {} {OAI22X1} {0.039} {0.000} {0.037} {} {0.274} {0.249} {} {1} {(80.85, 126.84) (81.51, 127.96)} 
    NET {} {} {} {} {} {n_357} {} {0.000} {0.000} {0.037} {0.002} {0.274} {0.249} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[6]} {CK}
  ENDPT {totalrevenue2_reg[6]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[6]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.050}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[6]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.107} {} {5} {(84.15, 176.68) (96.69, 178.36)} 
    NET {} {} {} {} {} {n_59} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.107} {} {} {} 
    INST {g18420} {B1} {^} {Y} {v} {} {OAI32X1} {0.025} {0.000} {0.033} {} {0.158} {0.133} {} {1} {(97.35, 172.20) (96.03, 171.08)} 
    NET {} {} {} {} {} {n_520} {} {0.000} {0.000} {0.033} {0.001} {0.158} {0.133} {} {} {} 
    INST {FE_PHC120_n_520} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.029} {} {0.275} {0.250} {} {1} {(100.65, 171.08) (103.29, 173.32)} 
    NET {} {} {} {} {} {FE_PHN120_n_520} {} {0.000} {0.000} {0.029} {0.004} {0.275} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[2]} {CK}
  ENDPT {tollrates2_reg[2]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[2]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.235}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[2]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.147} {0.000} {0.070} {} {0.147} {0.122} {} {3} {(78.87, 111.16) (93.39, 112.84)} 
    NET {} {} {} {} {} {tollrates2[2]} {} {0.000} {0.000} {0.070} {0.010} {0.147} {0.122} {} {} {} 
    INST {FE_PHC75_tollrates2_2} {A} {v} {Y} {v} {} {DLY1X1} {0.088} {0.000} {0.067} {} {0.235} {0.210} {} {2} {(88.11, 117.88) (90.75, 115.64)} 
    NET {} {} {} {} {} {FE_PHN75_tollrates2_2} {} {0.000} {0.000} {0.067} {0.010} {0.235} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[4]} {CK}
  ENDPT {vehiclecount0_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[4]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.278}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[4]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.016} {} {0.132} {0.106} {} {4} {(129.03, 106.12) (141.57, 107.80)} 
    NET {} {} {} {} {} {n_52} {} {0.000} {0.000} {0.016} {0.002} {0.132} {0.106} {} {} {} 
    INST {g18624} {B1} {^} {Y} {v} {} {OAI32X1} {0.034} {0.000} {0.051} {} {0.165} {0.140} {} {1} {(140.25, 111.72) (138.93, 110.60)} 
    NET {} {} {} {} {} {n_370} {} {0.000} {0.000} {0.051} {0.003} {0.165} {0.140} {} {} {} 
    INST {FE_PHC22_n_370} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.014} {} {0.278} {0.253} {} {1} {(125.07, 107.80) (127.71, 105.56)} 
    NET {} {} {} {} {} {FE_PHN22_n_370} {} {0.000} {0.000} {0.014} {0.001} {0.278} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[0]} {CK}
  ENDPT {totalrevenue1_reg[0]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[0]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.277}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.025} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[0]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.020} {} {0.133} {0.108} {} {4} {(68.97, 65.80) (56.43, 67.48)} 
    NET {} {} {} {} {} {n_15} {} {0.000} {0.000} {0.020} {0.002} {0.133} {0.108} {} {} {} 
    INST {g18594} {B1} {^} {Y} {v} {} {OAI32X1} {0.029} {0.000} {0.039} {} {0.162} {0.137} {} {1} {(59.73, 61.32) (61.05, 60.20)} 
    NET {} {} {} {} {} {n_347} {} {0.000} {0.000} {0.039} {0.002} {0.162} {0.137} {} {} {} 
    INST {FE_PHC33_n_347} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.021} {} {0.277} {0.252} {} {1} {(66.99, 57.40) (69.63, 55.16)} 
    NET {} {} {} {} {} {FE_PHN33_n_347} {} {0.000} {0.000} {0.021} {0.002} {0.277} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.025} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[11]} {CK}
  ENDPT {totalrevenue1_reg[11]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[11]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.278}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.026} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[11]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.018} {} {0.132} {0.107} {} {4} {(76.89, 11.48) (89.43, 9.80)} 
    NET {} {} {} {} {} {n_17} {} {0.000} {0.000} {0.018} {0.002} {0.132} {0.107} {} {} {} 
    INST {g18365} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.047} {} {0.165} {0.139} {} {1} {(88.11, 15.96) (86.79, 17.08)} 
    NET {} {} {} {} {} {n_571} {} {0.000} {0.000} {0.047} {0.002} {0.165} {0.139} {} {} {} 
    INST {FE_PHC104_n_571} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.016} {} {0.278} {0.252} {} {1} {(72.93, 17.08) (75.57, 14.84)} 
    NET {} {} {} {} {} {FE_PHN104_n_571} {} {0.000} {0.000} {0.016} {0.001} {0.278} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.026} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[1]} {CK}
  ENDPT {vehiclecount2_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.020} {} {0.133} {0.107} {} {4} {(123.09, 162.68) (110.55, 161.00)} 
    NET {} {} {} {} {} {n_51} {} {0.000} {0.000} {0.020} {0.002} {0.133} {0.107} {} {} {} 
    INST {g18591} {B1} {^} {Y} {v} {} {OAI32X1} {0.031} {0.000} {0.043} {} {0.164} {0.137} {} {1} {(113.85, 167.16) (112.53, 168.28)} 
    NET {} {} {} {} {} {n_399} {} {0.000} {0.000} {0.043} {0.002} {0.164} {0.137} {} {} {} 
    INST {FE_PHC123_n_399} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.019} {} {0.279} {0.252} {} {1} {(114.51, 158.20) (117.15, 155.96)} 
    NET {} {} {} {} {} {FE_PHN123_n_399} {} {0.000} {0.000} {0.019} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[14]} {CK}
  ENDPT {vehiclecount1_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.280}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.106} {} {4} {(162.03, 41.72) (174.57, 40.04)} 
    NET {} {} {} {} {} {n_10} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.106} {} {} {} 
    INST {g18416} {B0} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.045} {} {0.168} {0.141} {} {1} {(168.63, 36.68) (169.29, 37.24)} 
    NET {} {} {} {} {} {n_556} {} {0.000} {0.000} {0.045} {0.002} {0.168} {0.141} {} {} {} 
    INST {FE_PHC99_n_556} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.013} {} {0.280} {0.253} {} {1} {(158.07, 40.04) (160.71, 42.28)} 
    NET {} {} {} {} {} {FE_PHN99_n_556} {} {0.000} {0.000} {0.013} {0.001} {0.280} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[13]} {CK}
  ENDPT {totalrevenue1_reg[13]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[13]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.278}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[13]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.105} {} {4} {(84.15, 31.64) (96.69, 29.96)} 
    NET {} {} {} {} {} {n_9} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.105} {} {} {} 
    INST {g18361} {B1} {^} {Y} {v} {} {OAI32X1} {0.029} {0.000} {0.041} {} {0.161} {0.134} {} {1} {(94.71, 26.04) (96.03, 27.16)} 
    NET {} {} {} {} {} {n_562} {} {0.000} {0.000} {0.041} {0.002} {0.161} {0.134} {} {} {} 
    INST {FE_PHC97_n_562} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.025} {} {0.278} {0.251} {} {1} {(95.37, 37.24) (98.01, 35.00)} 
    NET {} {} {} {} {} {FE_PHN97_n_562} {} {0.000} {0.000} {0.025} {0.003} {0.278} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[7]} {CK}
  ENDPT {tollrates2_reg[7]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[7]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.241}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[7]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.122} {0.000} {0.019} {} {0.122} {0.095} {} {3} {(82.83, 141.40) (97.35, 143.08)} 
    NET {} {} {} {} {} {tollrates2[7]} {} {0.000} {0.000} {0.019} {0.002} {0.122} {0.095} {} {} {} 
    INST {FE_PHC54_tollrates2_7} {A} {v} {Y} {v} {} {DLY2X1} {0.119} {0.000} {0.039} {} {0.241} {0.214} {} {2} {(95.37, 138.04) (98.01, 135.80)} 
    NET {} {} {} {} {} {FE_PHN54_tollrates2_7} {} {0.000} {0.000} {0.039} {0.005} {0.241} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[9]} {CK}
  ENDPT {vehiclecount0_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[9]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[9]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.107} {} {4} {(145.53, 55.72) (158.07, 57.40)} 
    NET {} {} {} {} {} {n_53} {} {0.000} {0.000} {0.022} {0.002} {0.134} {0.107} {} {} {} 
    INST {g18514} {B1} {^} {Y} {v} {} {OAI32X1} {0.031} {0.000} {0.042} {} {0.165} {0.138} {} {1} {(151.47, 61.32) (150.15, 60.20)} 
    NET {} {} {} {} {} {n_444} {} {0.000} {0.000} {0.042} {0.002} {0.165} {0.138} {} {} {} 
    INST {FE_PHC90_n_444} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.019} {} {0.279} {0.252} {} {1} {(148.83, 50.12) (151.47, 52.36)} 
    NET {} {} {} {} {} {FE_PHN90_n_444} {} {0.000} {0.000} {0.019} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[4]} {CK}
  ENDPT {vehiclecount2_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[4]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[4]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.018} {} {0.132} {0.105} {} {4} {(129.03, 172.76) (141.57, 171.08)} 
    NET {} {} {} {} {} {n_0} {} {0.000} {0.000} {0.018} {0.002} {0.132} {0.105} {} {} {} 
    INST {g18587} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.046} {} {0.164} {0.137} {} {1} {(138.27, 167.16) (136.95, 168.28)} 
    NET {} {} {} {} {} {n_386} {} {0.000} {0.000} {0.046} {0.002} {0.164} {0.137} {} {} {} 
    INST {FE_PHC21_n_386} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.019} {} {0.279} {0.252} {} {1} {(132.99, 178.36) (135.63, 176.12)} 
    NET {} {} {} {} {} {FE_PHN21_n_386} {} {0.000} {0.000} {0.019} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[14]} {CK}
  ENDPT {totalrevenue1_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.108} {} {4} {(107.91, 31.64) (120.45, 29.96)} 
    NET {} {} {} {} {} {n_43} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.108} {} {} {} 
    INST {g18360} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.039} {} {0.164} {0.137} {} {1} {(115.83, 21.00) (114.51, 19.88)} 
    NET {} {} {} {} {} {n_565} {} {0.000} {0.000} {0.039} {0.002} {0.164} {0.137} {} {} {} 
    INST {FE_PHC128_n_565} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.020} {} {0.279} {0.252} {} {1} {(112.53, 27.16) (115.17, 24.92)} 
    NET {} {} {} {} {} {FE_PHN128_n_565} {} {0.000} {0.000} {0.020} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[0]} {CK}
  ENDPT {tollrates2_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.250}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.137} {0.000} {0.047} {} {0.137} {0.110} {} {4} {(55.77, 147.56) (72.27, 145.88)} 
    NET {} {} {} {} {} {tollrates2[0]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {0.110} {} {} {} 
    INST {FE_PHC31_tollrates2_0} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.016} {} {0.250} {0.223} {} {1} {(50.49, 148.12) (53.13, 145.88)} 
    NET {} {} {} {} {} {FE_PHN31_tollrates2_0} {} {0.000} {0.000} {0.016} {0.002} {0.250} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[11]} {CK}
  ENDPT {vehiclecount0_reg[11]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[11]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[11]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.107} {} {4} {(145.53, 71.96) (158.07, 70.28)} 
    NET {} {} {} {} {} {n_56} {} {0.000} {0.000} {0.022} {0.002} {0.134} {0.107} {} {} {} 
    INST {g18516} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.041} {} {0.165} {0.137} {} {1} {(150.81, 66.36) (149.49, 67.48)} 
    NET {} {} {} {} {} {n_441} {} {0.000} {0.000} {0.041} {0.002} {0.165} {0.137} {} {} {} 
    INST {FE_PHC89_n_441} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.020} {} {0.279} {0.252} {} {1} {(150.15, 77.56) (152.79, 75.32)} 
    NET {} {} {} {} {} {FE_PHN89_n_441} {} {0.000} {0.000} {0.020} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[10]} {CK}
  ENDPT {totalrevenue2_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.108} {} {4} {(162.69, 176.68) (175.23, 178.36)} 
    NET {} {} {} {} {} {n_27} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.108} {} {} {} 
    INST {g18370} {B1} {^} {Y} {v} {} {OAI32X1} {0.029} {0.000} {0.036} {} {0.163} {0.136} {} {1} {(166.65, 172.20) (165.33, 171.08)} 
    NET {} {} {} {} {} {n_589} {} {0.000} {0.000} {0.036} {0.002} {0.163} {0.136} {} {} {} 
    INST {FE_PHC93_n_589} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.023} {} {0.279} {0.251} {} {1} {(173.25, 171.08) (175.89, 173.32)} 
    NET {} {} {} {} {} {FE_PHN93_n_589} {} {0.000} {0.000} {0.023} {0.003} {0.279} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[8]} {CK}
  ENDPT {totalrevenue2_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.252}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.136} {0.000} {0.016} {} {0.136} {0.108} {} {4} {(162.03, 157.64) (146.85, 158.20)} 
    NET {} {} {} {} {} {n_580} {} {0.000} {0.000} {0.016} {0.002} {0.136} {0.108} {} {} {} 
    INST {FE_PHC13_n_580} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.034} {} {0.252} {0.225} {} {2} {(152.13, 161.00) (154.77, 163.24)} 
    NET {} {} {} {} {} {FE_PHN13_n_580} {} {0.000} {0.000} {0.034} {0.004} {0.252} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[15]} {CK}
  ENDPT {totalrevenue2_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.018} {} {0.132} {0.105} {} {3} {(164.01, 136.36) (176.55, 138.04)} 
    NET {} {} {} {} {} {n_41} {} {0.000} {0.000} {0.018} {0.002} {0.132} {0.105} {} {} {} 
    INST {g18349} {B1} {^} {Y} {v} {} {OAI32X1} {0.031} {0.000} {0.044} {} {0.163} {0.136} {} {1} {(173.91, 141.96) (172.59, 140.84)} 
    NET {} {} {} {} {} {n_592} {} {0.000} {0.000} {0.044} {0.002} {0.163} {0.136} {} {} {} 
    INST {FE_PHC91_n_592} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.022} {} {0.279} {0.252} {} {1} {(170.61, 130.76) (173.25, 133.00)} 
    NET {} {} {} {} {} {FE_PHN91_n_592} {} {0.000} {0.000} {0.022} {0.002} {0.279} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[0]} {CK}
  ENDPT {totalrevenue0_reg[0]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[0]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.280}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[0]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.106} {} {4} {(46.53, 65.80) (33.99, 67.48)} 
    NET {} {} {} {} {} {n_32} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.106} {} {} {} 
    INST {g18612} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.046} {} {0.166} {0.139} {} {1} {(39.93, 71.40) (38.61, 70.28)} 
    NET {} {} {} {} {} {n_400} {} {0.000} {0.000} {0.046} {0.002} {0.166} {0.139} {} {} {} 
    INST {FE_PHC30_n_400} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.016} {} {0.280} {0.252} {} {1} {(48.51, 67.48) (51.15, 65.24)} 
    NET {} {} {} {} {} {FE_PHN30_n_400} {} {0.000} {0.000} {0.016} {0.002} {0.280} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.027} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[13]} {CK}
  ENDPT {vehiclecount1_reg[13]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[13]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.024}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.224}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.252}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[13]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.134} {0.000} {0.012} {} {0.134} {0.106} {} {4} {(158.73, 30.52) (173.91, 29.96)} 
    NET {} {} {} {} {} {n_545} {} {0.000} {0.000} {0.012} {0.001} {0.134} {0.106} {} {} {} 
    INST {FE_PHC11_n_545} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.039} {} {0.252} {0.224} {} {2} {(177.21, 29.96) (179.85, 32.20)} 
    NET {} {} {} {} {} {FE_PHN11_n_545} {} {0.000} {0.000} {0.039} {0.005} {0.252} {0.224} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[10]} {CK}
  ENDPT {totalrevenue0_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.280}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.104} {} {4} {(12.21, 172.76) (24.75, 171.08)} 
    NET {} {} {} {} {} {n_33} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.104} {} {} {} 
    INST {g18376} {B1} {^} {Y} {v} {} {OAI32X1} {0.033} {0.000} {0.051} {} {0.165} {0.137} {} {1} {(30.03, 172.20) (28.71, 171.08)} 
    NET {} {} {} {} {} {n_563} {} {0.000} {0.000} {0.051} {0.003} {0.165} {0.137} {} {} {} 
    INST {FE_PHC98_n_563} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.280} {0.252} {} {1} {(13.53, 168.28) (16.17, 166.04)} 
    NET {} {} {} {} {} {FE_PHN98_n_563} {} {0.000} {0.000} {0.017} {0.002} {0.280} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[8]} {CK}
  ENDPT {vehiclecount2_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[7]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.232}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[7]} {CK} {^} {QN} {v} {} {DFFRX1} {0.144} {0.000} {0.033} {} {0.144} {0.116} {} {4} {(145.53, 132.44) (158.07, 130.76)} 
    NET {} {} {} {} {} {n_362} {} {0.000} {0.000} {0.033} {0.004} {0.144} {0.116} {} {} {} 
    INST {g18603} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.088} {0.000} {0.130} {} {0.232} {0.204} {} {5} {(150.81, 126.28) (148.83, 127.96)} 
    NET {} {} {} {} {} {n_416} {} {0.000} {0.000} {0.130} {0.011} {0.232} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[15]} {CK}
  ENDPT {vehiclecount1_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.281}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.016} {} {0.132} {0.103} {} {3} {(160.71, 51.80) (173.25, 50.12)} 
    NET {} {} {} {} {} {n_57} {} {0.000} {0.000} {0.016} {0.002} {0.132} {0.103} {} {} {} 
    INST {g18417} {B0} {^} {Y} {v} {} {OAI32X1} {0.036} {0.000} {0.050} {} {0.168} {0.140} {} {1} {(171.27, 46.76) (171.93, 47.32)} 
    NET {} {} {} {} {} {n_555} {} {0.000} {0.000} {0.050} {0.003} {0.168} {0.140} {} {} {} 
    INST {FE_PHC124_n_555} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.014} {} {0.281} {0.253} {} {1} {(156.75, 50.12) (159.39, 52.36)} 
    NET {} {} {} {} {} {FE_PHN124_n_555} {} {0.000} {0.000} {0.014} {0.001} {0.281} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[11]} {CK}
  ENDPT {totalrevenue2_reg[11]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[11]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.280}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[11]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.104} {} {4} {(164.67, 166.60) (177.21, 168.28)} 
    NET {} {} {} {} {} {n_31} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.104} {} {} {} 
    INST {g18371} {B1} {^} {Y} {v} {} {OAI32X1} {0.033} {0.000} {0.047} {} {0.166} {0.137} {} {1} {(174.57, 162.12) (173.25, 161.00)} 
    NET {} {} {} {} {} {n_585} {} {0.000} {0.000} {0.047} {0.003} {0.166} {0.137} {} {} {} 
    INST {FE_PHC100_n_585} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.018} {} {0.280} {0.252} {} {1} {(156.75, 161.00) (159.39, 163.24)} 
    NET {} {} {} {} {} {FE_PHN100_n_585} {} {0.000} {0.000} {0.018} {0.002} {0.280} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[7]} {CK}
  ENDPT {tollrates1_reg[7]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[7]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.248}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.028} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[7]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.130} {0.000} {0.035} {} {0.130} {0.102} {} {4} {(80.85, 97.16) (97.35, 95.48)} 
    NET {} {} {} {} {} {tollrates1[7]} {} {0.000} {0.000} {0.035} {0.004} {0.130} {0.102} {} {} {} 
    INST {FE_PHC32_tollrates1_7} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.030} {} {0.248} {0.220} {} {1} {(100.65, 97.72) (103.29, 95.48)} 
    NET {} {} {} {} {} {FE_PHN32_tollrates1_7} {} {0.000} {0.000} {0.030} {0.004} {0.248} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.028} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[3]} {CK}
  ENDPT {tollrates2_reg[3]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[3]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.252}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[3]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.138} {0.000} {0.050} {} {0.138} {0.109} {} {4} {(65.01, 107.24) (81.51, 105.56)} 
    NET {} {} {} {} {} {tollrates2[3]} {} {0.000} {0.000} {0.050} {0.007} {0.138} {0.109} {} {} {} 
    INST {FE_PHC34_tollrates2_3} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.016} {} {0.252} {0.223} {} {1} {(59.73, 107.80) (62.37, 105.56)} 
    NET {} {} {} {} {} {FE_PHN34_tollrates2_3} {} {0.000} {0.000} {0.016} {0.002} {0.252} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[8]} {CK}
  ENDPT {totalrevenue0_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[7]} {QN} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[7]} {CK} {^} {QN} {^} {} {SDFFRX1} {0.137} {0.000} {0.028} {} {0.137} {0.108} {} {4} {(72.27, 127.40) (57.09, 127.96)} 
    NET {} {} {} {} {} {n_73} {} {0.000} {0.000} {0.028} {0.003} {0.137} {0.108} {} {} {} 
    INST {g18872} {B} {^} {Y} {v} {} {NOR2X1} {0.023} {0.000} {0.031} {} {0.159} {0.131} {} {2} {(56.43, 136.92) (55.11, 136.92)} 
    NET {} {} {} {} {} {n_117} {} {0.000} {0.000} {0.031} {0.004} {0.159} {0.131} {} {} {} 
    INST {g18458} {B0} {v} {Y} {^} {} {AOI21X1} {0.041} {0.000} {0.070} {} {0.200} {0.172} {} {2} {(45.87, 136.36) (45.87, 135.80)} 
    NET {} {} {} {} {} {n_497} {} {0.000} {0.000} {0.070} {0.004} {0.200} {0.172} {} {} {} 
    INST {g18434} {B} {^} {Y} {v} {} {NOR2X1} {0.043} {0.000} {0.056} {} {0.243} {0.215} {} {3} {(35.31, 136.92) (33.99, 136.92)} 
    NET {} {} {} {} {} {n_509} {} {0.000} {0.000} {0.056} {0.007} {0.243} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[3]} {CK}
  ENDPT {vehiclecount0_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[3]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.281}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[3]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.016} {} {0.132} {0.103} {} {4} {(125.07, 116.20) (137.61, 117.88)} 
    NET {} {} {} {} {} {n_37} {} {0.000} {0.000} {0.016} {0.002} {0.132} {0.103} {} {} {} 
    INST {g18625} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.052} {} {0.166} {0.138} {} {1} {(136.29, 121.80) (134.97, 120.68)} 
    NET {} {} {} {} {} {n_382} {} {0.000} {0.000} {0.052} {0.003} {0.166} {0.138} {} {} {} 
    INST {FE_PHC23_n_382} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.281} {0.252} {} {1} {(126.39, 110.60) (129.03, 112.84)} 
    NET {} {} {} {} {} {FE_PHN23_n_382} {} {0.000} {0.000} {0.017} {0.002} {0.281} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[5]} {CK}
  ENDPT {vehiclecount0_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[5]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.281}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[5]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.103} {} {4} {(128.37, 102.20) (140.91, 100.52)} 
    NET {} {} {} {} {} {n_39} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.103} {} {} {} 
    INST {g18623} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.052} {} {0.167} {0.138} {} {1} {(138.27, 96.60) (136.95, 97.72)} 
    NET {} {} {} {} {} {n_371} {} {0.000} {0.000} {0.052} {0.003} {0.167} {0.138} {} {} {} 
    INST {FE_PHC20_n_371} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.016} {} {0.281} {0.252} {} {1} {(121.77, 100.52) (124.41, 102.76)} 
    NET {} {} {} {} {} {FE_PHN20_n_371} {} {0.000} {0.000} {0.016} {0.001} {0.281} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[11]} {CK}
  ENDPT {vehiclecount1_reg[11]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[11]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[11]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.137} {0.000} {0.018} {} {0.137} {0.108} {} {4} {(160.71, 10.36) (175.89, 9.80)} 
    NET {} {} {} {} {} {n_529} {} {0.000} {0.000} {0.018} {0.002} {0.137} {0.108} {} {} {} 
    INST {FE_PHC10_n_529} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.035} {} {0.254} {0.225} {} {2} {(172.59, 17.08) (175.23, 14.84)} 
    NET {} {} {} {} {} {FE_PHN10_n_529} {} {0.000} {0.000} {0.035} {0.005} {0.254} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[2]} {CK}
  ENDPT {tollrates1_reg[2]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[2]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[2]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.123} {0.000} {0.022} {} {0.123} {0.094} {} {4} {(88.77, 70.84) (74.25, 72.52)} 
    NET {} {} {} {} {} {tollrates1[2]} {} {0.000} {0.000} {0.022} {0.002} {0.123} {0.094} {} {} {} 
    INST {FE_PHC41_tollrates1_2} {A} {v} {Y} {v} {} {DLY2X1} {0.120} {0.000} {0.040} {} {0.243} {0.214} {} {2} {(71.61, 80.36) (74.25, 82.60)} 
    NET {} {} {} {} {} {FE_PHN41_tollrates1_2} {} {0.000} {0.000} {0.040} {0.005} {0.243} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[5]} {CK}
  ENDPT {tollrates0_reg[5]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[5]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[5]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.122} {0.000} {0.020} {} {0.122} {0.093} {} {4} {(53.13, 121.24) (38.61, 122.92)} 
    NET {} {} {} {} {} {tollrates0[5]} {} {0.000} {0.000} {0.020} {0.002} {0.122} {0.093} {} {} {} 
    INST {FE_PHC44_tollrates0_5} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.042} {} {0.243} {0.214} {} {2} {(40.59, 127.96) (43.23, 125.72)} 
    NET {} {} {} {} {} {FE_PHN44_tollrates0_5} {} {0.000} {0.000} {0.042} {0.006} {0.243} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[8]} {CK}
  ENDPT {vehiclecount1_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.137} {0.000} {0.018} {} {0.137} {0.108} {} {4} {(123.75, 16.52) (138.93, 17.08)} 
    NET {} {} {} {} {} {n_506} {} {0.000} {0.000} {0.018} {0.002} {0.137} {0.108} {} {} {} 
    INST {FE_PHC17_n_506} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.034} {} {0.254} {0.225} {} {2} {(131.01, 19.88) (133.65, 22.12)} 
    NET {} {} {} {} {} {FE_PHN17_n_506} {} {0.000} {0.000} {0.034} {0.004} {0.254} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[12]} {CK}
  ENDPT {vehiclecount1_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[12]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.029} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[12]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.103} {} {4} {(162.69, 21.56) (175.23, 19.88)} 
    NET {} {} {} {} {} {n_16} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.103} {} {} {} 
    INST {g18431} {B0} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.045} {} {0.167} {0.138} {} {1} {(169.95, 16.52) (169.29, 17.08)} 
    NET {} {} {} {} {} {n_547} {} {0.000} {0.000} {0.045} {0.002} {0.167} {0.138} {} {} {} 
    INST {FE_PHC94_n_547} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.018} {} {0.282} {0.252} {} {1} {(165.99, 27.16) (168.63, 24.92)} 
    NET {} {} {} {} {} {FE_PHN94_n_547} {} {0.000} {0.000} {0.018} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.029} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[13]} {CK}
  ENDPT {totalrevenue2_reg[13]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[12]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.250}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[12]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.037} {} {0.141} {0.112} {} {4} {(164.67, 152.60) (177.21, 150.92)} 
    NET {} {} {} {} {} {n_221} {} {0.000} {0.000} {0.037} {0.005} {0.141} {0.112} {} {} {} 
    INST {g18765} {AN} {^} {Y} {^} {} {NAND2BX1} {0.035} {0.000} {0.029} {} {0.176} {0.147} {} {2} {(160.05, 150.36) (158.73, 153.16)} 
    NET {} {} {} {} {} {n_531} {} {0.000} {0.000} {0.029} {0.003} {0.176} {0.147} {} {} {} 
    INST {g18409} {AN} {^} {Y} {^} {} {NAND2BX1} {0.046} {0.000} {0.057} {} {0.223} {0.193} {} {3} {(157.41, 150.36) (156.09, 153.16)} 
    NET {} {} {} {} {} {n_590} {} {0.000} {0.000} {0.057} {0.007} {0.223} {0.193} {} {} {} 
    INST {g18406} {A} {^} {Y} {v} {} {INVX1} {0.027} {0.000} {0.029} {} {0.250} {0.220} {} {1} {(156.09, 136.36) (155.43, 136.92)} 
    NET {} {} {} {} {} {n_548} {} {0.000} {0.000} {0.029} {0.003} {0.250} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[8]} {CK}
  ENDPT {vehiclecount2_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.243}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {0.112} {} {4} {(124.41, 146.44) (138.27, 145.88)} 
    NET {} {} {} {} {} {vehiclecount2[6]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {0.112} {} {} {} 
    INST {g18694} {AN} {v} {Y} {v} {} {NOR2BX1} {0.040} {0.000} {0.029} {} {0.182} {0.153} {} {2} {(132.99, 141.96) (134.97, 143.08)} 
    NET {} {} {} {} {} {n_262} {} {0.000} {0.000} {0.029} {0.003} {0.182} {0.153} {} {} {} 
    INST {g18688} {A} {v} {Y} {^} {} {INVX1} {0.021} {0.000} {0.029} {} {0.203} {0.174} {} {2} {(148.17, 142.52) (148.83, 141.96)} 
    NET {} {} {} {} {} {n_342} {} {0.000} {0.000} {0.029} {0.004} {0.203} {0.174} {} {} {} 
    INST {g18648} {C} {^} {Y} {v} {} {NOR3BX1} {0.040} {0.000} {0.065} {} {0.243} {0.214} {} {3} {(154.11, 141.96) (152.79, 140.84)} 
    NET {} {} {} {} {} {n_403} {} {0.000} {0.000} {0.065} {0.009} {0.243} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[7]} {CK}
  ENDPT {tollrates0_reg[7]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[7]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.252}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[7]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.135} {0.000} {0.045} {} {0.135} {0.105} {} {4} {(72.27, 127.40) (55.77, 125.72)} 
    NET {} {} {} {} {} {tollrates0[7]} {} {0.000} {0.000} {0.045} {0.006} {0.135} {0.105} {} {} {} 
    INST {FE_PHC26_tollrates0_7} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.023} {} {0.252} {0.222} {} {1} {(70.95, 117.88) (73.59, 115.64)} 
    NET {} {} {} {} {} {FE_PHN26_tollrates0_7} {} {0.000} {0.000} {0.023} {0.003} {0.252} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[1]} {CK}
  ENDPT {totalrevenue2_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.139} {0.000} {0.031} {} {0.139} {0.109} {} {5} {(68.97, 162.68) (56.43, 161.00)} 
    NET {} {} {} {} {} {n_133} {} {0.000} {0.000} {0.031} {0.004} {0.139} {0.109} {} {} {} 
    INST {g18614} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.037} {} {0.168} {0.138} {} {1} {(66.33, 157.08) (65.01, 158.20)} 
    NET {} {} {} {} {} {n_366} {} {0.000} {0.000} {0.037} {0.001} {0.168} {0.138} {} {} {} 
    INST {FE_PHC119_n_366} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.019} {} {0.282} {0.252} {} {1} {(70.95, 158.20) (73.59, 155.96)} 
    NET {} {} {} {} {} {FE_PHN119_n_366} {} {0.000} {0.000} {0.019} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[12]} {CK}
  ENDPT {totalrevenue1_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[12]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.281}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[12]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.102} {} {4} {(113.85, 15.40) (101.31, 17.08)} 
    NET {} {} {} {} {} {n_11} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.102} {} {} {} 
    INST {g18362} {B1} {^} {Y} {v} {} {OAI32X1} {0.033} {0.000} {0.049} {} {0.165} {0.135} {} {1} {(103.95, 21.00) (102.63, 19.88)} 
    NET {} {} {} {} {} {n_572} {} {0.000} {0.000} {0.049} {0.003} {0.165} {0.135} {} {} {} 
    INST {FE_PHC96_n_572} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.021} {} {0.281} {0.252} {} {1} {(117.81, 19.88) (120.45, 22.12)} 
    NET {} {} {} {} {} {FE_PHN96_n_572} {} {0.000} {0.000} {0.021} {0.002} {0.281} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[15]} {CK}
  ENDPT {totalrevenue0_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.104} {} {3} {(48.51, 176.68) (35.97, 178.36)} 
    NET {} {} {} {} {} {n_8} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.104} {} {} {} 
    INST {g18351} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.050} {} {0.168} {0.138} {} {1} {(41.25, 172.20) (39.93, 171.08)} 
    NET {} {} {} {} {} {n_583} {} {0.000} {0.000} {0.050} {0.003} {0.168} {0.138} {} {} {} 
    INST {FE_PHC106_n_583} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.016} {} {0.282} {0.252} {} {1} {(50.49, 178.36) (53.13, 176.12)} 
    NET {} {} {} {} {} {FE_PHN106_n_583} {} {0.000} {0.000} {0.016} {0.001} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[2]} {CK}
  ENDPT {vehiclecount0_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.136} {0.000} {0.025} {} {0.136} {0.106} {} {4} {(137.61, 136.36) (125.07, 138.04)} 
    NET {} {} {} {} {} {n_20} {} {0.000} {0.000} {0.025} {0.003} {0.136} {0.106} {} {} {} 
    INST {g18627} {B1} {^} {Y} {v} {} {OAI32X1} {0.033} {0.000} {0.045} {} {0.169} {0.139} {} {1} {(134.97, 131.88) (133.65, 130.76)} 
    NET {} {} {} {} {} {n_367} {} {0.000} {0.000} {0.045} {0.002} {0.169} {0.139} {} {} {} 
    INST {FE_PHC35_n_367} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.016} {} {0.282} {0.252} {} {1} {(139.59, 138.04) (142.23, 135.80)} 
    NET {} {} {} {} {} {FE_PHN35_n_367} {} {0.000} {0.000} {0.016} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[14]} {CK}
  ENDPT {totalrevenue0_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.138} {0.000} {0.030} {} {0.138} {0.108} {} {4} {(39.27, 166.60) (51.81, 168.28)} 
    NET {} {} {} {} {} {n_97} {} {0.000} {0.000} {0.030} {0.004} {0.138} {0.108} {} {} {} 
    INST {g18352} {B1} {^} {Y} {v} {} {OAI32X1} {0.031} {0.000} {0.039} {} {0.169} {0.140} {} {1} {(45.87, 172.20) (44.55, 171.08)} 
    NET {} {} {} {} {} {n_582} {} {0.000} {0.000} {0.039} {0.002} {0.169} {0.140} {} {} {} 
    INST {FE_PHC118_n_582} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.017} {} {0.282} {0.252} {} {1} {(34.65, 171.08) (37.29, 173.32)} 
    NET {} {} {} {} {} {FE_PHN118_n_582} {} {0.000} {0.000} {0.017} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[1]} {CK}
  ENDPT {totalrevenue1_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.103} {} {5} {(68.97, 41.72) (56.43, 40.04)} 
    NET {} {} {} {} {} {n_46} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.103} {} {} {} 
    INST {g18593} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.052} {} {0.168} {0.138} {} {1} {(59.07, 46.20) (60.39, 47.32)} 
    NET {} {} {} {} {} {n_348} {} {0.000} {0.000} {0.052} {0.003} {0.168} {0.138} {} {} {} 
    INST {FE_PHC103_n_348} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.016} {} {0.282} {0.252} {} {1} {(70.95, 40.04) (73.59, 42.28)} 
    NET {} {} {} {} {} {FE_PHN103_n_348} {} {0.000} {0.000} {0.016} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[13]} {CK}
  ENDPT {vehiclecount2_reg[13]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[13]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.255}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[13]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.138} {0.000} {0.021} {} {0.138} {0.108} {} {4} {(145.53, 101.08) (160.71, 100.52)} 
    NET {} {} {} {} {} {n_478} {} {0.000} {0.000} {0.021} {0.003} {0.138} {0.108} {} {} {} 
    INST {FE_PHC15_n_478} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.033} {} {0.255} {0.225} {} {2} {(150.15, 97.72) (152.79, 95.48)} 
    NET {} {} {} {} {} {FE_PHN15_n_478} {} {0.000} {0.000} {0.033} {0.004} {0.255} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[8]} {CK}
  ENDPT {totalrevenue0_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.024}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.224}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.136} {0.000} {0.017} {} {0.136} {0.106} {} {4} {(32.01, 141.40) (16.83, 140.84)} 
    NET {} {} {} {} {} {n_553} {} {0.000} {0.000} {0.017} {0.002} {0.136} {0.106} {} {} {} 
    INST {FE_PHC14_n_553} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.038} {} {0.254} {0.224} {} {2} {(18.81, 148.12) (21.45, 145.88)} 
    NET {} {} {} {} {} {FE_PHN14_n_553} {} {0.000} {0.000} {0.038} {0.005} {0.254} {0.224} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[7]} {CK}
  ENDPT {evasioncount_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.282}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.139} {0.000} {0.032} {} {0.139} {0.109} {} {3} {(71.61, 11.48) (59.07, 9.80)} 
    NET {} {} {} {} {} {n_246} {} {0.000} {0.000} {0.032} {0.004} {0.139} {0.109} {} {} {} 
    INST {g18569} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.034} {} {0.169} {0.138} {} {1} {(64.35, 15.96) (65.67, 17.08)} 
    NET {} {} {} {} {} {n_420} {} {0.000} {0.000} {0.034} {0.001} {0.169} {0.138} {} {} {} 
    INST {FE_PHC151_n_420} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.021} {} {0.282} {0.252} {} {1} {(60.39, 17.08) (63.03, 14.84)} 
    NET {} {} {} {} {} {FE_PHN151_n_420} {} {0.000} {0.000} {0.021} {0.002} {0.282} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[5]} {CK}
  ENDPT {tollrates2_reg[5]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[5]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.251}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[5]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.133} {0.000} {0.041} {} {0.133} {0.103} {} {4} {(76.23, 157.64) (92.73, 155.96)} 
    NET {} {} {} {} {} {tollrates2[5]} {} {0.000} {0.000} {0.041} {0.005} {0.133} {0.103} {} {} {} 
    INST {FE_PHC47_tollrates2_5} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.027} {} {0.251} {0.221} {} {2} {(78.87, 150.92) (81.51, 153.16)} 
    NET {} {} {} {} {} {FE_PHN47_tollrates2_5} {} {0.000} {0.000} {0.027} {0.003} {0.251} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[15]} {CK}
  ENDPT {totalrevenue1_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.283}
    {} {Slack Time} {0.030}
  END_SLK_CLC
  SLK 0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.103} {} {3} {(109.89, 11.48) (122.43, 9.80)} 
    NET {} {} {} {} {} {n_55} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.103} {} {} {} 
    INST {g18377} {B1} {^} {Y} {v} {} {OAI32X1} {0.036} {0.000} {0.053} {} {0.170} {0.139} {} {1} {(118.47, 15.96) (117.15, 17.08)} 
    NET {} {} {} {} {} {n_564} {} {0.000} {0.000} {0.053} {0.003} {0.170} {0.139} {} {} {} 
    INST {FE_PHC105_n_564} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.014} {} {0.283} {0.253} {} {1} {(105.93, 9.80) (108.57, 12.04)} 
    NET {} {} {} {} {} {FE_PHN105_n_564} {} {0.000} {0.000} {0.014} {0.001} {0.283} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.030} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[5]} {CK}
  ENDPT {totalrevenue2_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[5]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.283}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[5]} {CK} {^} {QN} {^} {} {DFFRX1} {0.139} {0.000} {0.032} {} {0.139} {0.108} {} {5} {(78.87, 172.76) (91.41, 171.08)} 
    NET {} {} {} {} {} {n_392} {} {0.000} {0.000} {0.032} {0.004} {0.139} {0.108} {} {} {} 
    INST {g18455} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.040} {} {0.171} {0.140} {} {1} {(84.81, 167.16) (86.13, 168.28)} 
    NET {} {} {} {} {} {n_502} {} {0.000} {0.000} {0.040} {0.002} {0.171} {0.140} {} {} {} 
    INST {FE_PHC136_n_502} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.015} {} {0.283} {0.253} {} {1} {(77.55, 168.28) (80.19, 166.04)} 
    NET {} {} {} {} {} {FE_PHN136_n_502} {} {0.000} {0.000} {0.015} {0.001} {0.283} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[10]} {CK}
  ENDPT {totalrevenue1_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.283}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.104} {} {4} {(72.93, 25.48) (85.47, 27.16)} 
    NET {} {} {} {} {} {n_38} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.104} {} {} {} 
    INST {g18364} {B1} {^} {Y} {v} {} {OAI32X1} {0.034} {0.000} {0.047} {} {0.169} {0.138} {} {1} {(80.19, 21.00) (78.87, 19.88)} 
    NET {} {} {} {} {} {n_579} {} {0.000} {0.000} {0.047} {0.002} {0.169} {0.138} {} {} {} 
    INST {FE_PHC125_n_579} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.018} {} {0.283} {0.252} {} {1} {(74.25, 29.96) (76.89, 32.20)} 
    NET {} {} {} {} {} {FE_PHN125_n_579} {} {0.000} {0.000} {0.018} {0.002} {0.283} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[1]} {CK}
  ENDPT {tollrates0_reg[1]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[1]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.246}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[1]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.127} {0.000} {0.030} {} {0.127} {0.096} {} {4} {(30.03, 80.92) (15.51, 82.60)} 
    NET {} {} {} {} {} {tollrates0[1]} {} {0.000} {0.000} {0.030} {0.003} {0.127} {0.096} {} {} {} 
    INST {FE_PHC51_tollrates0_1} {A} {v} {Y} {v} {} {DLY2X1} {0.119} {0.000} {0.034} {} {0.246} {0.215} {} {2} {(16.17, 77.56) (18.81, 75.32)} 
    NET {} {} {} {} {} {FE_PHN51_tollrates0_1} {} {0.000} {0.000} {0.034} {0.004} {0.246} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[1]} {CK}
  ENDPT {vehiclecount0_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.284}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.017} {} {0.132} {0.101} {} {4} {(105.93, 126.28) (118.47, 127.96)} 
    NET {} {} {} {} {} {n_18} {} {0.000} {0.000} {0.017} {0.002} {0.132} {0.101} {} {} {} 
    INST {g18626} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.059} {} {0.169} {0.138} {} {1} {(118.47, 121.80) (117.15, 120.68)} 
    NET {} {} {} {} {} {n_368} {} {0.000} {0.000} {0.059} {0.003} {0.170} {0.139} {} {} {} 
    INST {FE_PHC107_n_368} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.014} {} {0.284} {0.253} {} {1} {(101.97, 127.96) (104.61, 125.72)} 
    NET {} {} {} {} {} {FE_PHN107_n_368} {} {0.000} {0.000} {0.014} {0.001} {0.284} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.031} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[4]} {CK}
  ENDPT {tollrates0_reg[4]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[4]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.247}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[4]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.128} {0.000} {0.031} {} {0.128} {0.096} {} {3} {(53.13, 117.32) (38.61, 115.64)} 
    NET {} {} {} {} {} {tollrates0[4]} {} {0.000} {0.000} {0.031} {0.004} {0.128} {0.096} {} {} {} 
    INST {FE_PHC58_tollrates0_4} {A} {v} {Y} {v} {} {DLY2X1} {0.119} {0.000} {0.033} {} {0.247} {0.215} {} {2} {(43.23, 110.60) (45.87, 112.84)} 
    NET {} {} {} {} {} {FE_PHN58_tollrates0_4} {} {0.000} {0.000} {0.033} {0.004} {0.247} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[12]} {CK}
  ENDPT {totalrevenue2_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[12]} {Q} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.283}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[12]} {CK} {^} {Q} {^} {} {DFFRX1} {0.135} {0.000} {0.039} {} {0.135} {0.103} {} {4} {(164.67, 152.60) (178.53, 153.16)} 
    NET {} {} {} {} {} {totalrevenue2[12]} {} {0.000} {0.000} {0.039} {0.004} {0.135} {0.103} {} {} {} 
    INST {g18373} {A1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.030} {} {0.170} {0.138} {} {1} {(171.27, 157.08) (169.95, 158.20)} 
    NET {} {} {} {} {} {n_588} {} {0.000} {0.000} {0.030} {0.001} {0.170} {0.138} {} {} {} 
    INST {FE_PHC140_n_588} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.022} {} {0.283} {0.252} {} {1} {(173.25, 158.20) (175.89, 155.96)} 
    NET {} {} {} {} {} {FE_PHN140_n_588} {} {0.000} {0.000} {0.022} {0.002} {0.283} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[15]} {CK}
  ENDPT {vehiclecount0_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.284}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.103} {} {3} {(163.35, 61.88) (175.89, 60.20)} 
    NET {} {} {} {} {} {n_58} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.103} {} {} {} 
    INST {g18468} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.049} {} {0.169} {0.138} {} {1} {(167.97, 56.28) (169.29, 57.40)} 
    NET {} {} {} {} {} {n_496} {} {0.000} {0.000} {0.049} {0.003} {0.169} {0.138} {} {} {} 
    INST {FE_PHC95_n_496} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.284} {0.252} {} {1} {(164.67, 67.48) (167.31, 65.24)} 
    NET {} {} {} {} {} {FE_PHN95_n_496} {} {0.000} {0.000} {0.017} {0.002} {0.284} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[3]} {CK}
  ENDPT {evasioncount_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[3]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.284}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[3]} {CK} {^} {QN} {^} {} {DFFRX1} {0.132} {0.000} {0.018} {} {0.132} {0.101} {} {4} {(46.53, 11.48) (33.99, 9.80)} 
    NET {} {} {} {} {} {n_30} {} {0.000} {0.000} {0.018} {0.002} {0.132} {0.101} {} {} {} 
    INST {g18646} {B1} {^} {Y} {v} {} {OAI2BB2X1} {0.036} {0.000} {0.060} {} {0.168} {0.137} {} {1} {(32.67, 15.96) (30.69, 15.40)} 
    NET {} {} {} {} {} {n_291} {} {0.000} {0.000} {0.060} {0.004} {0.168} {0.137} {} {} {} 
    INST {FE_PHC110_n_291} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.016} {} {0.284} {0.252} {} {1} {(48.51, 9.80) (51.15, 12.04)} 
    NET {} {} {} {} {} {FE_PHN110_n_291} {} {0.000} {0.000} {0.016} {0.002} {0.284} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[9]} {CK}
  ENDPT {vehiclecount2_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[9]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.283}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[9]} {CK} {^} {QN} {^} {} {DFFRX1} {0.136} {0.000} {0.026} {} {0.136} {0.104} {} {4} {(164.01, 126.28) (176.55, 127.96)} 
    NET {} {} {} {} {} {n_3} {} {0.000} {0.000} {0.026} {0.003} {0.136} {0.104} {} {} {} 
    INST {g18511} {B1} {^} {Y} {v} {} {OAI32X1} {0.030} {0.000} {0.039} {} {0.167} {0.135} {} {1} {(166.65, 121.80) (165.33, 120.68)} 
    NET {} {} {} {} {} {n_447} {} {0.000} {0.000} {0.039} {0.002} {0.167} {0.135} {} {} {} 
    INST {FE_PHC101_n_447} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.024} {} {0.283} {0.251} {} {1} {(173.91, 120.68) (176.55, 122.92)} 
    NET {} {} {} {} {} {FE_PHN101_n_447} {} {0.000} {0.000} {0.024} {0.003} {0.283} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[8]} {CK}
  ENDPT {vehiclecount0_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.140} {0.000} {0.024} {} {0.140} {0.108} {} {4} {(140.91, 60.76) (125.73, 60.20)} 
    NET {} {} {} {} {} {n_434} {} {0.000} {0.000} {0.024} {0.003} {0.140} {0.108} {} {} {} 
    INST {FE_PHC12_n_434} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.033} {} {0.257} {0.225} {} {2} {(140.25, 57.40) (142.89, 55.16)} 
    NET {} {} {} {} {} {FE_PHN12_n_434} {} {0.000} {0.000} {0.033} {0.004} {0.257} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[1]} {CK}
  ENDPT {tollrates1_reg[1]} {SI} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[1]} {Q} {SDFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.229}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.261}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[1]} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.132} {0.000} {0.043} {} {0.132} {0.100} {} {3} {(70.29, 76.44) (55.11, 77.00)} 
    NET {} {} {} {} {} {tollrates1[1]} {} {0.000} {0.000} {0.043} {0.006} {0.132} {0.100} {} {} {} 
    INST {FE_PHC65_tollrates1_1} {A} {v} {Y} {v} {} {DLY2X1} {0.129} {0.000} {0.048} {} {0.261} {0.229} {} {2} {(50.49, 70.28) (53.13, 72.52)} 
    NET {} {} {} {} {} {FE_PHN65_tollrates1_1} {} {0.000} {0.000} {0.048} {0.007} {0.261} {0.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.032} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[7]} {CK}
  ENDPT {vehiclecount1_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.285}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.033} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.102} {} {4} {(142.23, 31.64) (129.69, 29.96)} 
    NET {} {} {} {} {} {n_459} {} {0.000} {0.000} {0.022} {0.002} {0.134} {0.102} {} {} {} 
    INST {g18492} {B1} {^} {Y} {v} {} {OAI32X1} {0.036} {0.000} {0.052} {} {0.170} {0.137} {} {1} {(129.69, 26.04) (131.01, 27.16)} 
    NET {} {} {} {} {} {n_470} {} {0.000} {0.000} {0.052} {0.003} {0.170} {0.137} {} {} {} 
    INST {FE_PHC116_n_470} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.285} {0.252} {} {1} {(145.53, 29.96) (148.17, 32.20)} 
    NET {} {} {} {} {} {FE_PHN116_n_470} {} {0.000} {0.000} {0.017} {0.002} {0.285} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[6]} {CK}
  ENDPT {tollrates0_reg[6]} {SI} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[6]} {Q} {SDFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.033}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.266}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.033} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[6]} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.146} {0.000} {0.071} {} {0.146} {0.112} {} {4} {(74.91, 121.80) (59.73, 121.24)} 
    NET {} {} {} {} {} {tollrates0[6]} {} {0.000} {0.000} {0.071} {0.011} {0.146} {0.112} {} {} {} 
    INST {FE_PHC38_tollrates0_6} {A} {v} {Y} {v} {} {DLY2X1} {0.120} {0.000} {0.022} {} {0.266} {0.233} {} {1} {(74.91, 117.88) (77.55, 115.64)} 
    NET {} {} {} {} {} {FE_PHN38_tollrates0_6} {} {0.000} {0.000} {0.022} {0.003} {0.266} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[0]} {CK}
  ENDPT {tollrates1_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.017}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.217}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.250}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.033} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.126} {0.000} {0.026} {} {0.126} {0.093} {} {3} {(55.77, 70.84) (72.27, 72.52)} 
    NET {} {} {} {} {} {tollrates1[0]} {} {0.000} {0.000} {0.026} {0.003} {0.126} {0.093} {} {} {} 
    INST {FE_PHC87_tollrates1_0} {A} {v} {Y} {v} {} {DLY2X1} {0.124} {0.000} {0.045} {} {0.250} {0.217} {} {2} {(73.59, 57.40) (76.23, 55.16)} 
    NET {} {} {} {} {} {FE_PHN87_tollrates1_0} {} {0.000} {0.000} {0.045} {0.006} {0.250} {0.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.033} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[12]} {CK}
  ENDPT {totalrevenue0_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[12]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.287}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[12]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.035} {} {0.141} {0.107} {} {4} {(28.05, 152.60) (15.51, 150.92)} 
    NET {} {} {} {} {} {n_217} {} {0.000} {0.000} {0.035} {0.005} {0.141} {0.107} {} {} {} 
    INST {g18369} {B1} {^} {Y} {v} {} {OAI32X1} {0.034} {0.000} {0.040} {} {0.174} {0.140} {} {1} {(28.05, 157.08) (26.73, 158.20)} 
    NET {} {} {} {} {} {n_568} {} {0.000} {0.000} {0.040} {0.002} {0.174} {0.140} {} {} {} 
    INST {FE_PHC130_n_568} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.016} {} {0.287} {0.252} {} {1} {(30.03, 150.92) (32.67, 153.16)} 
    NET {} {} {} {} {} {FE_PHN130_n_568} {} {0.000} {0.000} {0.016} {0.001} {0.287} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[1]} {CK}
  ENDPT {totalrevenue0_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.286}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.140} {0.000} {0.033} {} {0.140} {0.106} {} {5} {(30.69, 65.80) (18.15, 67.48)} 
    NET {} {} {} {} {} {n_106} {} {0.000} {0.000} {0.033} {0.004} {0.140} {0.106} {} {} {} 
    INST {g18616} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.040} {} {0.172} {0.138} {} {1} {(26.07, 71.40) (24.75, 70.28)} 
    NET {} {} {} {} {} {n_389} {} {0.000} {0.000} {0.040} {0.002} {0.172} {0.138} {} {} {} 
    INST {FE_PHC132_n_389} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.020} {} {0.286} {0.252} {} {1} {(32.67, 70.28) (35.31, 72.52)} 
    NET {} {} {} {} {} {FE_PHN132_n_389} {} {0.000} {0.000} {0.020} {0.002} {0.286} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[8]} {CK}
  ENDPT {totalrevenue1_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.136} {0.000} {0.017} {} {0.136} {0.102} {} {4} {(93.39, 40.60) (78.21, 40.04)} 
    NET {} {} {} {} {} {n_552} {} {0.000} {0.000} {0.017} {0.002} {0.136} {0.102} {} {} {} 
    INST {FE_PHC16_n_552} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.043} {} {0.257} {0.223} {} {2} {(80.85, 47.32) (83.49, 45.08)} 
    NET {} {} {} {} {} {FE_PHN16_n_552} {} {0.000} {0.000} {0.043} {0.006} {0.257} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.034} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[13]} {CK}
  ENDPT {vehiclecount0_reg[13]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[13]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.035}
  END_SLK_CLC
  SLK 0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.035} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.035} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[13]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.136} {0.000} {0.016} {} {0.136} {0.101} {} {4} {(159.39, 77.00) (174.57, 77.56)} 
    NET {} {} {} {} {} {n_479} {} {0.000} {0.000} {0.016} {0.002} {0.136} {0.101} {} {} {} 
    INST {FE_PHC18_n_479} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.045} {} {0.257} {0.223} {} {2} {(175.23, 70.28) (177.87, 72.52)} 
    NET {} {} {} {} {} {FE_PHN18_n_479} {} {0.000} {0.000} {0.045} {0.006} {0.257} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.035} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[9]} {CK}
  ENDPT {vehiclecount1_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[9]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.287}
    {} {Slack Time} {0.035}
  END_SLK_CLC
  SLK 0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.035} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.035} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[9]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.099} {} {4} {(126.39, 11.48) (138.93, 9.80)} 
    NET {} {} {} {} {} {n_62} {} {0.000} {0.000} {0.022} {0.003} {0.134} {0.099} {} {} {} 
    INST {g18449} {B0} {^} {Y} {v} {} {OAI32X1} {0.036} {0.000} {0.047} {} {0.171} {0.136} {} {1} {(136.95, 20.44) (136.29, 19.88)} 
    NET {} {} {} {} {} {n_516} {} {0.000} {0.000} {0.047} {0.002} {0.171} {0.136} {} {} {} 
    INST {FE_PHC141_n_516} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.021} {} {0.287} {0.252} {} {1} {(122.43, 19.88) (125.07, 22.12)} 
    NET {} {} {} {} {} {FE_PHN141_n_516} {} {0.000} {0.000} {0.021} {0.002} {0.287} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.035} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[2]} {CK}
  ENDPT {totalrevenue1_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.288}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.143} {0.000} {0.041} {} {0.143} {0.108} {} {5} {(78.87, 45.64) (66.33, 47.32)} 
    NET {} {} {} {} {} {n_203} {} {0.000} {0.000} {0.041} {0.005} {0.143} {0.108} {} {} {} 
    INST {g18592} {B1} {^} {Y} {v} {} {OAI32X1} {0.032} {0.000} {0.038} {} {0.176} {0.140} {} {1} {(72.27, 51.24) (70.95, 50.12)} 
    NET {} {} {} {} {} {n_349} {} {0.000} {0.000} {0.038} {0.001} {0.176} {0.140} {} {} {} 
    INST {FE_PHC144_n_349} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.016} {} {0.288} {0.252} {} {1} {(77.55, 50.12) (80.19, 52.36)} 
    NET {} {} {} {} {} {FE_PHN144_n_349} {} {0.000} {0.000} {0.016} {0.002} {0.288} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[2]} {CK}
  ENDPT {totalrevenue2_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.288}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.021} {} {0.134} {0.098} {} {5} {(67.65, 176.68) (80.19, 178.36)} 
    NET {} {} {} {} {} {n_40} {} {0.000} {0.000} {0.021} {0.002} {0.134} {0.098} {} {} {} 
    INST {g18615} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.057} {} {0.172} {0.137} {} {1} {(74.91, 172.20) (73.59, 171.08)} 
    NET {} {} {} {} {} {n_374} {} {0.000} {0.000} {0.057} {0.003} {0.172} {0.137} {} {} {} 
    INST {FE_PHC102_n_374} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.017} {} {0.288} {0.252} {} {1} {(59.73, 178.36) (62.37, 176.12)} 
    NET {} {} {} {} {} {FE_PHN102_n_374} {} {0.000} {0.000} {0.017} {0.002} {0.288} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[4]} {CK}
  ENDPT {vehiclecount1_reg[4]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.258}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.025} {} {0.135} {0.100} {} {4} {(100.65, 61.88) (113.19, 60.20)} 
    NET {} {} {} {} {} {n_95} {} {0.000} {0.000} {0.025} {0.003} {0.135} {0.100} {} {} {} 
    INST {g18874} {B} {^} {Y} {v} {} {NOR2X1} {0.022} {0.000} {0.031} {} {0.157} {0.122} {} {2} {(114.51, 66.36) (115.83, 66.36)} 
    NET {} {} {} {} {} {n_103} {} {0.000} {0.000} {0.031} {0.004} {0.157} {0.122} {} {} {} 
    INST {g18829} {B} {v} {Y} {^} {} {NAND2X1} {0.029} {0.000} {0.043} {} {0.186} {0.150} {} {3} {(115.17, 51.80) (115.83, 50.68)} 
    NET {} {} {} {} {} {n_268} {} {0.000} {0.000} {0.043} {0.005} {0.186} {0.150} {} {} {} 
    INST {g18705} {AN} {^} {Y} {^} {} {NAND3BX1} {0.050} {0.000} {0.056} {} {0.236} {0.200} {} {3} {(107.91, 45.64) (109.23, 47.32)} 
    NET {} {} {} {} {} {n_289} {} {0.000} {0.000} {0.056} {0.007} {0.236} {0.200} {} {} {} 
    INST {g18699} {A} {^} {Y} {v} {} {INVX1} {0.022} {0.000} {0.020} {} {0.258} {0.222} {} {1} {(125.07, 51.80) (124.41, 51.24)} 
    NET {} {} {} {} {} {n_267} {} {0.000} {0.000} {0.020} {0.001} {0.258} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[10]} {CK}
  ENDPT {vehiclecount2_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.287}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.139} {0.000} {0.032} {} {0.139} {0.103} {} {4} {(164.01, 112.28) (176.55, 110.60)} 
    NET {} {} {} {} {} {n_124} {} {0.000} {0.000} {0.032} {0.004} {0.139} {0.103} {} {} {} 
    INST {g18512} {B1} {^} {Y} {v} {} {OAI32X1} {0.031} {0.000} {0.038} {} {0.170} {0.134} {} {1} {(166.65, 116.76) (167.97, 117.88)} 
    NET {} {} {} {} {} {n_446} {} {0.000} {0.000} {0.038} {0.002} {0.170} {0.134} {} {} {} 
    INST {FE_PHC138_n_446} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.026} {} {0.287} {0.251} {} {1} {(175.89, 117.88) (178.53, 115.64)} 
    NET {} {} {} {} {} {FE_PHN138_n_446} {} {0.000} {0.000} {0.026} {0.003} {0.287} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.036} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[8]} {CK}
  ENDPT {vehiclecount2_reg[8]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[8]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.259}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[8]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.137} {0.000} {0.019} {} {0.137} {0.100} {} {4} {(145.53, 121.24) (160.71, 120.68)} 
    NET {} {} {} {} {} {n_425} {} {0.000} {0.000} {0.019} {0.002} {0.137} {0.100} {} {} {} 
    INST {FE_PHC9_n_425} {A} {v} {Y} {v} {} {DLY2X1} {0.122} {0.000} {0.045} {} {0.259} {0.222} {} {2} {(161.37, 130.76) (164.01, 133.00)} 
    NET {} {} {} {} {} {FE_PHN9_n_425} {} {0.000} {0.000} {0.045} {0.006} {0.259} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[0]} {CK}
  ENDPT {evasioncount_reg[0]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[0]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.258}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[0]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.134} {0.000} {0.012} {} {0.134} {0.097} {} {4} {(31.35, 30.52) (16.17, 29.96)} 
    NET {} {} {} {} {} {n_252} {} {0.000} {0.000} {0.012} {0.001} {0.134} {0.097} {} {} {} 
    INST {FE_PHC76_n_252} {A} {v} {Y} {v} {} {DLY2X1} {0.124} {0.000} {0.052} {} {0.258} {0.221} {} {3} {(16.17, 27.16) (18.81, 24.92)} 
    NET {} {} {} {} {} {FE_PHN76_n_252} {} {0.000} {0.000} {0.052} {0.007} {0.258} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[13]} {CK}
  ENDPT {vehiclecount1_reg[13]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[11]} {Q} {SDFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.212}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.249}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[11]} {CK} {^} {Q} {^} {} {SDFFRX1} {0.144} {0.000} {0.056} {} {0.144} {0.107} {} {4} {(160.71, 10.36) (177.21, 12.04)} 
    NET {} {} {} {} {} {vehiclecount1[11]} {} {0.000} {0.000} {0.056} {0.006} {0.144} {0.107} {} {} {} 
    INST {g18873} {B} {^} {Y} {v} {} {NAND2X1} {0.039} {0.000} {0.053} {} {0.183} {0.146} {} {2} {(164.01, 15.40) (164.67, 16.52)} 
    NET {} {} {} {} {} {n_428} {} {0.000} {0.000} {0.053} {0.004} {0.183} {0.146} {} {} {} 
    INST {g18460} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.066} {0.000} {0.075} {} {0.249} {0.212} {} {3} {(157.41, 25.48) (159.39, 27.16)} 
    NET {} {} {} {} {} {n_526} {} {0.000} {0.000} {0.075} {0.006} {0.249} {0.212} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[3]} {CK}
  ENDPT {vehiclecount2_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[3]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.289}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[3]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.098} {} {4} {(131.01, 176.68) (118.47, 178.36)} 
    NET {} {} {} {} {} {n_36} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.098} {} {} {} 
    INST {g18588} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.055} {} {0.172} {0.135} {} {1} {(125.73, 172.20) (124.41, 171.08)} 
    NET {} {} {} {} {} {n_397} {} {0.000} {0.000} {0.055} {0.003} {0.172} {0.135} {} {} {} 
    INST {FE_PHC37_n_397} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.020} {} {0.289} {0.252} {} {1} {(136.95, 178.36) (139.59, 176.12)} 
    NET {} {} {} {} {} {FE_PHN37_n_397} {} {0.000} {0.000} {0.020} {0.002} {0.289} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[1]} {CK}
  ENDPT {evasioncount_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.290}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.146} {0.000} {0.047} {} {0.146} {0.109} {} {6} {(15.51, 11.48) (28.05, 9.80)} 
    NET {} {} {} {} {} {n_241} {} {0.000} {0.000} {0.047} {0.006} {0.146} {0.109} {} {} {} 
    INST {g18683} {B1} {^} {Y} {v} {} {OAI32X1} {0.033} {0.000} {0.038} {} {0.179} {0.141} {} {1} {(17.49, 15.96) (18.81, 17.08)} 
    NET {} {} {} {} {} {n_266} {} {0.000} {0.000} {0.038} {0.001} {0.179} {0.141} {} {} {} 
    INST {FE_PHC145_n_266} {A} {v} {Y} {v} {} {DLY2X1} {0.111} {0.000} {0.014} {} {0.290} {0.253} {} {1} {(13.53, 17.08) (16.17, 14.84)} 
    NET {} {} {} {} {} {FE_PHN145_n_266} {} {0.000} {0.000} {0.014} {0.001} {0.290} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[11]} {CK}
  ENDPT {totalrevenue0_reg[11]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[11]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.289}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.037} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[11]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.097} {} {4} {(28.71, 162.68) (16.17, 161.00)} 
    NET {} {} {} {} {} {n_44} {} {0.000} {0.000} {0.022} {0.002} {0.134} {0.097} {} {} {} 
    INST {g18375} {B1} {^} {Y} {v} {} {OAI32X1} {0.037} {0.000} {0.056} {} {0.172} {0.134} {} {1} {(22.77, 167.16) (21.45, 168.28)} 
    NET {} {} {} {} {} {n_569} {} {0.000} {0.000} {0.056} {0.003} {0.172} {0.134} {} {} {} 
    INST {FE_PHC111_n_569} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.021} {} {0.289} {0.252} {} {1} {(33.33, 158.20) (35.97, 155.96)} 
    NET {} {} {} {} {} {FE_PHN111_n_569} {} {0.000} {0.000} {0.021} {0.002} {0.289} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.037} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[0]} {CK}
  ENDPT {vehiclecount1_reg[0]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[0]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.259}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[0]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.135} {0.000} {0.015} {} {0.135} {0.098} {} {2} {(105.93, 70.84) (121.11, 70.28)} 
    NET {} {} {} {} {} {n_330} {} {0.000} {0.000} {0.015} {0.001} {0.135} {0.098} {} {} {} 
    INST {FE_PHC86_n_330} {A} {v} {Y} {v} {} {DLY2X1} {0.124} {0.000} {0.050} {} {0.259} {0.221} {} {4} {(117.15, 67.48) (119.79, 65.24)} 
    NET {} {} {} {} {} {FE_PHN86_n_330} {} {0.000} {0.000} {0.050} {0.007} {0.259} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[5]} {CK}
  ENDPT {tollrates1_reg[5]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[5]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.253}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[5]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.132} {0.000} {0.039} {} {0.132} {0.094} {} {4} {(88.77, 101.08) (74.25, 102.76)} 
    NET {} {} {} {} {} {tollrates1[5]} {} {0.000} {0.000} {0.039} {0.005} {0.132} {0.094} {} {} {} 
    INST {FE_PHC67_tollrates1_5} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.034} {} {0.253} {0.215} {} {2} {(68.97, 97.72) (71.61, 95.48)} 
    NET {} {} {} {} {} {FE_PHN67_tollrates1_5} {} {0.000} {0.000} {0.034} {0.005} {0.253} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[7]} {CK}
  ENDPT {vehiclecount0_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.291}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.139} {0.000} {0.032} {} {0.139} {0.101} {} {4} {(127.05, 75.88) (139.59, 77.56)} 
    NET {} {} {} {} {} {n_360} {} {0.000} {0.000} {0.032} {0.004} {0.139} {0.101} {} {} {} 
    INST {g18562} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.052} {} {0.178} {0.140} {} {1} {(132.33, 71.40) (133.65, 70.28)} 
    NET {} {} {} {} {} {n_395} {} {0.000} {0.000} {0.052} {0.003} {0.178} {0.140} {} {} {} 
    INST {FE_PHC139_n_395} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.014} {} {0.291} {0.253} {} {1} {(123.09, 77.56) (125.73, 75.32)} 
    NET {} {} {} {} {} {FE_PHN139_n_395} {} {0.000} {0.000} {0.014} {0.001} {0.291} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[13]} {CK}
  ENDPT {totalrevenue0_reg[13]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[13]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.260}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[13]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.137} {0.000} {0.019} {} {0.137} {0.099} {} {3} {(48.51, 161.56) (33.33, 161.00)} 
    NET {} {} {} {} {} {n_570} {} {0.000} {0.000} {0.019} {0.002} {0.137} {0.099} {} {} {} 
    INST {FE_PHC53_n_570} {A} {v} {Y} {v} {} {DLY2X1} {0.123} {0.000} {0.046} {} {0.260} {0.222} {} {3} {(43.89, 158.20) (46.53, 155.96)} 
    NET {} {} {} {} {} {FE_PHN53_n_570} {} {0.000} {0.000} {0.046} {0.006} {0.260} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[5]} {CK}
  ENDPT {totalrevenue0_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[5]} {Q} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.290}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[5]} {CK} {^} {Q} {^} {} {DFFRX1} {0.138} {0.000} {0.044} {} {0.138} {0.099} {} {5} {(28.05, 122.36) (14.19, 122.92)} 
    NET {} {} {} {} {} {totalrevenue0[5]} {} {0.000} {0.000} {0.044} {0.005} {0.138} {0.099} {} {} {} 
    INST {g18457} {A1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.035} {} {0.176} {0.137} {} {1} {(20.79, 116.76) (22.11, 117.88)} 
    NET {} {} {} {} {} {n_484} {} {0.000} {0.000} {0.035} {0.001} {0.176} {0.137} {} {} {} 
    INST {FE_PHC143_n_484} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.022} {} {0.290} {0.252} {} {1} {(16.83, 117.88) (19.47, 115.64)} 
    NET {} {} {} {} {} {FE_PHN143_n_484} {} {0.000} {0.000} {0.022} {0.002} {0.290} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[7]} {CK}
  ENDPT {vehiclecount2_reg[7]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.291}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.038} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.140} {0.000} {0.034} {} {0.140} {0.102} {} {4} {(145.53, 132.44) (158.07, 130.76)} 
    NET {} {} {} {} {} {n_362} {} {0.000} {0.000} {0.034} {0.004} {0.140} {0.102} {} {} {} 
    INST {g18563} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.049} {} {0.178} {0.139} {} {1} {(148.17, 136.92) (149.49, 138.04)} 
    NET {} {} {} {} {} {n_394} {} {0.000} {0.000} {0.049} {0.003} {0.178} {0.139} {} {} {} 
    INST {FE_PHC134_n_394} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.015} {} {0.291} {0.253} {} {1} {(140.25, 130.76) (142.89, 133.00)} 
    NET {} {} {} {} {} {FE_PHN134_n_394} {} {0.000} {0.000} {0.015} {0.001} {0.291} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.038} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[1]} {CK}
  ENDPT {vehiclecount1_reg[1]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.291}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.039} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.025} {} {0.135} {0.097} {} {4} {(100.65, 61.88) (113.19, 60.20)} 
    NET {} {} {} {} {} {n_95} {} {0.000} {0.000} {0.025} {0.003} {0.135} {0.097} {} {} {} 
    INST {g18619} {B1} {^} {Y} {v} {} {OAI32X1} {0.041} {0.000} {0.061} {} {0.176} {0.137} {} {1} {(112.53, 66.36) (111.21, 67.48)} 
    NET {} {} {} {} {} {n_344} {} {0.000} {0.000} {0.061} {0.004} {0.176} {0.137} {} {} {} 
    INST {FE_PHC133_n_344} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.015} {} {0.291} {0.253} {} {1} {(95.37, 60.20) (98.01, 62.44)} 
    NET {} {} {} {} {} {FE_PHN133_n_344} {} {0.000} {0.000} {0.015} {0.001} {0.291} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[5]} {CK}
  ENDPT {totalrevenue1_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[5]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.291}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.039} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[5]} {CK} {^} {QN} {^} {} {DFFRX1} {0.138} {0.000} {0.029} {} {0.138} {0.099} {} {5} {(86.13, 85.96) (73.59, 87.64)} 
    NET {} {} {} {} {} {n_352} {} {0.000} {0.000} {0.029} {0.004} {0.138} {0.099} {} {} {} 
    INST {g18452} {B1} {^} {Y} {v} {} {OAI32X1} {0.038} {0.000} {0.054} {} {0.176} {0.137} {} {1} {(78.87, 91.56) (77.55, 90.44)} 
    NET {} {} {} {} {} {n_477} {} {0.000} {0.000} {0.054} {0.003} {0.176} {0.137} {} {} {} 
    INST {FE_PHC129_n_477} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.291} {0.252} {} {1} {(86.13, 80.36) (88.77, 82.60)} 
    NET {} {} {} {} {} {FE_PHN129_n_477} {} {0.000} {0.000} {0.017} {0.002} {0.291} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[6]} {CK}
  ENDPT {vehiclecount1_reg[6]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.039} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {0.103} {} {3} {(139.59, 51.80) (125.73, 52.36)} 
    NET {} {} {} {} {} {vehiclecount1[5]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {0.103} {} {} {} 
    INST {FE_PHC84_vehiclecount1_5} {A} {v} {Y} {v} {} {DLY1X1} {0.063} {0.000} {0.019} {} {0.205} {0.166} {} {2} {(123.75, 47.32) (126.39, 45.08)} 
    NET {} {} {} {} {} {FE_PHN84_vehiclecount1_5} {} {0.000} {0.000} {0.019} {0.002} {0.205} {0.166} {} {} {} 
    INST {g18638} {AN} {v} {Y} {v} {} {NOR3BX1} {0.049} {0.000} {0.059} {} {0.254} {0.214} {} {3} {(126.39, 42.28) (128.37, 40.04)} 
    NET {} {} {} {} {} {n_363} {} {0.000} {0.000} {0.059} {0.008} {0.254} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.039} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[6]} {CK}
  ENDPT {vehiclecount2_reg[6]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[6]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.040} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.040} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[6]} {CK} {^} {QN} {^} {} {DFFRX1} {0.130} {0.000} {0.014} {} {0.130} {0.090} {} {4} {(124.41, 146.44) (136.95, 148.12)} 
    NET {} {} {} {} {} {n_28} {} {0.000} {0.000} {0.014} {0.001} {0.130} {0.090} {} {} {} 
    INST {g18585} {B1} {^} {Y} {v} {} {OAI32XL} {0.044} {0.000} {0.075} {} {0.175} {0.134} {} {1} {(136.29, 152.04) (134.97, 150.92)} 
    NET {} {} {} {} {} {n_388} {} {0.000} {0.000} {0.075} {0.003} {0.175} {0.134} {} {} {} 
    INST {FE_PHC39_n_388} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.017} {} {0.293} {0.252} {} {1} {(125.73, 140.84) (128.37, 143.08)} 
    NET {} {} {} {} {} {FE_PHN39_n_388} {} {0.000} {0.000} {0.017} {0.002} {0.293} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.040} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[5]} {CK}
  ENDPT {evasioncount_reg[5]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.040} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.040} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.138} {0.000} {0.048} {} {0.138} {0.097} {} {4} {(46.53, 11.48) (32.67, 12.04)} 
    NET {} {} {} {} {} {evasioncount[3]} {} {0.000} {0.000} {0.048} {0.006} {0.138} {0.097} {} {} {} 
    INST {g18797} {A} {v} {Y} {^} {} {NAND2X1} {0.026} {0.000} {0.025} {} {0.163} {0.123} {} {2} {(39.27, 21.00) (39.27, 20.44)} 
    NET {} {} {} {} {} {n_215} {} {0.000} {0.000} {0.025} {0.003} {0.163} {0.123} {} {} {} 
    INST {FE_PHC149_n_215} {A} {^} {Y} {^} {} {DLY1X1} {0.059} {0.000} {0.022} {} {0.222} {0.182} {} {2} {(41.91, 19.88) (44.55, 22.12)} 
    NET {} {} {} {} {} {FE_PHN149_n_215} {} {0.000} {0.000} {0.022} {0.003} {0.222} {0.182} {} {} {} 
    INST {g18746} {B} {^} {Y} {v} {} {NOR3X1} {0.033} {0.000} {0.053} {} {0.256} {0.215} {} {3} {(45.87, 21.56) (46.53, 22.12)} 
    NET {} {} {} {} {} {n_245} {} {0.000} {0.000} {0.053} {0.007} {0.256} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.040} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[1]} {CK}
  ENDPT {tollrates2_reg[1]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[1]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.255}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[1]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.132} {0.000} {0.039} {} {0.132} {0.091} {} {4} {(70.29, 141.40) (55.77, 143.08)} 
    NET {} {} {} {} {} {tollrates2[1]} {} {0.000} {0.000} {0.039} {0.005} {0.132} {0.091} {} {} {} 
    INST {FE_PHC52_tollrates2_1} {A} {v} {Y} {v} {} {DLY2X1} {0.123} {0.000} {0.039} {} {0.255} {0.214} {} {2} {(50.49, 140.84) (53.13, 143.08)} 
    NET {} {} {} {} {} {FE_PHN52_tollrates2_1} {} {0.000} {0.000} {0.039} {0.005} {0.255} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[8]} {CK}
  ENDPT {vehiclecount0_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.014}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.214}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.255}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.152} {0.000} {0.076} {} {0.152} {0.111} {} {4} {(126.39, 85.96) (140.25, 85.40)} 
    NET {} {} {} {} {} {vehiclecount0[6]} {} {0.000} {0.000} {0.076} {0.011} {0.152} {0.111} {} {} {} 
    INST {g18706} {AN} {v} {Y} {v} {} {NOR2BX1} {0.045} {0.000} {0.033} {} {0.197} {0.156} {} {2} {(129.03, 81.48) (127.05, 82.60)} 
    NET {} {} {} {} {} {n_261} {} {0.000} {0.000} {0.033} {0.004} {0.197} {0.156} {} {} {} 
    INST {g18700} {A} {v} {Y} {^} {} {INVX1} {0.021} {0.000} {0.026} {} {0.218} {0.177} {} {2} {(129.69, 71.96) (130.35, 71.40)} 
    NET {} {} {} {} {} {n_341} {} {0.000} {0.000} {0.026} {0.003} {0.218} {0.177} {} {} {} 
    INST {g18649} {C} {^} {Y} {v} {} {NOR3BX1} {0.037} {0.000} {0.061} {} {0.255} {0.214} {} {3} {(138.93, 71.40) (140.25, 70.28)} 
    NET {} {} {} {} {} {n_404} {} {0.000} {0.000} {0.061} {0.009} {0.255} {0.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[6]} {CK}
  ENDPT {tollrates1_reg[6]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[6]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.216}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.257}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[6]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.137} {0.000} {0.050} {} {0.137} {0.096} {} {4} {(82.83, 107.24) (97.35, 105.56)} 
    NET {} {} {} {} {} {tollrates1[6]} {} {0.000} {0.000} {0.050} {0.007} {0.137} {0.096} {} {} {} 
    INST {FE_PHC46_tollrates1_6} {A} {v} {Y} {v} {} {DLY2X1} {0.120} {0.000} {0.028} {} {0.257} {0.216} {} {1} {(100.65, 107.80) (103.29, 105.56)} 
    NET {} {} {} {} {} {FE_PHN46_tollrates1_6} {} {0.000} {0.000} {0.028} {0.003} {0.257} {0.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[0]} {CK}
  ENDPT {vehiclecount0_reg[0]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[0]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.262}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.041} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[0]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.137} {0.000} {0.018} {} {0.137} {0.095} {} {3} {(103.95, 131.32) (119.13, 130.76)} 
    NET {} {} {} {} {} {n_355} {} {0.000} {0.000} {0.018} {0.002} {0.137} {0.095} {} {} {} 
    INST {FE_PHC49_n_355} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.052} {} {0.262} {0.221} {} {3} {(115.83, 138.04) (118.47, 135.80)} 
    NET {} {} {} {} {} {FE_PHN49_n_355} {} {0.000} {0.000} {0.052} {0.007} {0.262} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.041} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[10]} {CK}
  ENDPT {vehiclecount1_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.050}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.292}
    {} {Slack Time} {0.042}
  END_SLK_CLC
  SLK 0.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.042} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.023} {} {0.135} {0.093} {} {3} {(145.53, 11.48) (158.07, 9.80)} 
    NET {} {} {} {} {} {n_61} {} {0.000} {0.000} {0.023} {0.003} {0.135} {0.093} {} {} {} 
    INST {g18450} {B0} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.045} {} {0.170} {0.128} {} {1} {(150.81, 16.52) (150.15, 17.08)} 
    NET {} {} {} {} {} {n_517} {} {0.000} {0.000} {0.045} {0.002} {0.170} {0.128} {} {} {} 
    INST {FE_PHC122_n_517} {A} {v} {Y} {v} {} {DLY2X1} {0.122} {0.000} {0.033} {} {0.292} {0.250} {} {1} {(149.49, 29.96) (152.13, 32.20)} 
    NET {} {} {} {} {} {FE_PHN122_n_517} {} {0.000} {0.000} {0.033} {0.004} {0.292} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.042} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[0]} {CK}
  ENDPT {vehiclecount2_reg[0]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[0]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.264}
    {} {Slack Time} {0.042}
  END_SLK_CLC
  SLK 0.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.042} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[0]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.139} {0.000} {0.022} {} {0.139} {0.096} {} {3} {(125.07, 151.48) (109.89, 150.92)} 
    NET {} {} {} {} {} {n_356} {} {0.000} {0.000} {0.022} {0.003} {0.139} {0.096} {} {} {} 
    INST {FE_PHC50_n_356} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.049} {} {0.264} {0.221} {} {3} {(118.47, 158.20) (121.11, 155.96)} 
    NET {} {} {} {} {} {FE_PHN50_n_356} {} {0.000} {0.000} {0.049} {0.007} {0.264} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.042} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[14]} {CK}
  ENDPT {totalrevenue2_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.035} {} {0.141} {0.098} {} {4} {(164.01, 146.44) (176.55, 148.12)} 
    NET {} {} {} {} {} {n_78} {} {0.000} {0.000} {0.035} {0.005} {0.141} {0.098} {} {} {} 
    INST {g18350} {B1} {^} {Y} {v} {} {OAI32X1} {0.035} {0.000} {0.045} {} {0.176} {0.133} {} {1} {(162.69, 141.96) (164.01, 140.84)} 
    NET {} {} {} {} {} {n_591} {} {0.000} {0.000} {0.045} {0.002} {0.176} {0.133} {} {} {} 
    INST {FE_PHC135_n_591} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.026} {} {0.294} {0.251} {} {1} {(175.89, 140.84) (178.53, 143.08)} 
    NET {} {} {} {} {} {FE_PHN135_n_591} {} {0.000} {0.000} {0.026} {0.003} {0.294} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[6]} {CK}
  ENDPT {vehiclecount0_reg[6]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[6]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[6]} {CK} {^} {QN} {^} {} {DFFRX1} {0.131} {0.000} {0.016} {} {0.131} {0.088} {} {4} {(126.39, 85.96) (138.93, 87.64)} 
    NET {} {} {} {} {} {n_13} {} {0.000} {0.000} {0.016} {0.002} {0.131} {0.088} {} {} {} 
    INST {g18621} {B1} {^} {Y} {v} {} {OAI32XL} {0.047} {0.000} {0.081} {} {0.179} {0.136} {} {1} {(137.61, 81.48) (136.29, 80.36)} 
    NET {} {} {} {} {} {n_372} {} {0.000} {0.000} {0.081} {0.003} {0.179} {0.136} {} {} {} 
    INST {FE_PHC43_n_372} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.014} {} {0.296} {0.253} {} {1} {(122.43, 87.64) (125.07, 85.40)} 
    NET {} {} {} {} {} {FE_PHN43_n_372} {} {0.000} {0.000} {0.014} {0.001} {0.296} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[13]} {CK}
  ENDPT {totalrevenue0_reg[13]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue0_reg[12]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.211}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.254}
    {} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.043} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[12]} {CK} {^} {QN} {v} {} {DFFRX1} {0.144} {0.000} {0.034} {} {0.144} {0.101} {} {4} {(28.05, 152.60) (15.51, 150.92)} 
    NET {} {} {} {} {} {n_217} {} {0.000} {0.000} {0.034} {0.005} {0.144} {0.101} {} {} {} 
    INST {g18764} {AN} {v} {Y} {v} {} {NAND2BX1} {0.042} {0.000} {0.040} {} {0.187} {0.143} {} {2} {(29.37, 148.68) (30.69, 145.88)} 
    NET {} {} {} {} {} {n_510} {} {0.000} {0.000} {0.040} {0.003} {0.187} {0.143} {} {} {} 
    INST {g18386} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.067} {0.000} {0.084} {} {0.254} {0.211} {} {3} {(35.31, 146.44) (37.29, 148.12)} 
    NET {} {} {} {} {} {n_550} {} {0.000} {0.000} {0.084} {0.007} {0.254} {0.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.043} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[13]} {CK}
  ENDPT {totalrevenue2_reg[13]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[12]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.011}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.211}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.256}
    {} {Slack Time} {0.044}
  END_SLK_CLC
  SLK 0.044
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.044} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[12]} {CK} {^} {QN} {v} {} {DFFRX1} {0.145} {0.000} {0.036} {} {0.145} {0.101} {} {4} {(164.67, 152.60) (177.21, 150.92)} 
    NET {} {} {} {} {} {n_221} {} {0.000} {0.000} {0.036} {0.005} {0.145} {0.101} {} {} {} 
    INST {g18765} {AN} {v} {Y} {v} {} {NAND2BX1} {0.045} {0.000} {0.045} {} {0.190} {0.146} {} {2} {(160.05, 150.36) (158.73, 153.16)} 
    NET {} {} {} {} {} {n_531} {} {0.000} {0.000} {0.045} {0.003} {0.190} {0.146} {} {} {} 
    INST {g18404} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.066} {0.000} {0.079} {} {0.256} {0.211} {} {3} {(149.49, 152.60) (147.51, 150.92)} 
    NET {} {} {} {} {} {n_577} {} {0.000} {0.000} {0.079} {0.006} {0.256} {0.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.044} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[9]} {CK}
  ENDPT {totalrevenue2_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[9]} {Q} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.298}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.045} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.045} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[9]} {CK} {^} {Q} {^} {} {DFFRX1} {0.141} {0.000} {0.052} {} {0.141} {0.096} {} {4} {(160.71, 172.76) (146.85, 173.32)} 
    NET {} {} {} {} {} {totalrevenue2[9]} {} {0.000} {0.000} {0.052} {0.006} {0.141} {0.096} {} {} {} 
    INST {g18372} {A1} {^} {Y} {v} {} {OAI32X1} {0.044} {0.000} {0.044} {} {0.186} {0.140} {} {1} {(158.07, 167.16) (156.75, 168.28)} 
    NET {} {} {} {} {} {n_586} {} {0.000} {0.000} {0.044} {0.002} {0.186} {0.140} {} {} {} 
    INST {FE_PHC88_n_586} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.014} {} {0.298} {0.253} {} {1} {(156.75, 178.36) (159.39, 176.12)} 
    NET {} {} {} {} {} {FE_PHN88_n_586} {} {0.000} {0.000} {0.014} {0.001} {0.298} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.045} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[5]} {CK}
  ENDPT {evasioncount_reg[5]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[5]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.268}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.045} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.045} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[5]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.144} {0.000} {0.032} {} {0.144} {0.098} {} {3} {(52.47, 16.52) (37.29, 17.08)} 
    NET {} {} {} {} {} {n_376} {} {0.000} {0.000} {0.032} {0.004} {0.144} {0.098} {} {} {} 
    INST {FE_PHC66_n_376} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.044} {} {0.268} {0.223} {} {3} {(55.77, 17.08) (58.41, 14.84)} 
    NET {} {} {} {} {} {FE_PHN66_n_376} {} {0.000} {0.000} {0.044} {0.006} {0.268} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.045} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[9]} {CK}
  ENDPT {totalrevenue1_reg[9]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[9]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.297}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.047} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.047} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[9]} {CK} {^} {QN} {^} {} {DFFRX1} {0.136} {0.000} {0.025} {} {0.136} {0.089} {} {4} {(85.47, 35.56) (72.93, 37.24)} 
    NET {} {} {} {} {} {n_14} {} {0.000} {0.000} {0.025} {0.003} {0.136} {0.089} {} {} {} 
    INST {g18363} {B1} {^} {Y} {v} {} {OAI32X1} {0.041} {0.000} {0.062} {} {0.177} {0.130} {} {1} {(82.17, 31.08) (80.85, 29.96)} 
    NET {} {} {} {} {} {n_576} {} {0.000} {0.000} {0.062} {0.004} {0.177} {0.130} {} {} {} 
    INST {FE_PHC115_n_576} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.026} {} {0.297} {0.251} {} {1} {(95.37, 40.04) (98.01, 42.28)} 
    NET {} {} {} {} {} {FE_PHN115_n_576} {} {0.000} {0.000} {0.026} {0.003} {0.297} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.047} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[6]} {CK}
  ENDPT {evasioncount_reg[6]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[6]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.047} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.047} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[6]} {CK} {^} {QN} {^} {} {DFFRX1} {0.138} {0.000} {0.030} {} {0.138} {0.091} {} {5} {(55.77, 25.48) (68.31, 27.16)} 
    NET {} {} {} {} {} {n_375} {} {0.000} {0.000} {0.030} {0.004} {0.138} {0.091} {} {} {} 
    INST {g18618} {B1} {^} {Y} {v} {} {OAI32X1} {0.043} {0.000} {0.062} {} {0.181} {0.134} {} {1} {(64.35, 21.00) (65.67, 19.88)} 
    NET {} {} {} {} {} {n_377} {} {0.000} {0.000} {0.062} {0.004} {0.181} {0.134} {} {} {} 
    INST {FE_PHC153_n_377} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.020} {} {0.299} {0.252} {} {1} {(57.09, 37.24) (59.73, 35.00)} 
    NET {} {} {} {} {} {FE_PHN153_n_377} {} {0.000} {0.000} {0.020} {0.002} {0.299} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.047} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {state_reg[3]} {CK}
  ENDPT {state_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[1]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[1]} {CK} {^} {QN} {v} {} {DFFRX1} {0.155} {0.000} {0.056} {} {0.155} {0.106} {} {8} {(45.21, 61.88) (32.67, 60.20)} 
    NET {} {} {} {} {} {n_156} {} {0.000} {0.000} {0.056} {0.008} {0.155} {0.106} {} {} {} 
    INST {g18771} {C} {v} {Y} {^} {} {NAND4X1} {0.028} {0.000} {0.027} {} {0.183} {0.134} {} {1} {(21.45, 45.64) (19.47, 44.52)} 
    NET {} {} {} {} {} {n_155} {} {0.000} {0.000} {0.027} {0.002} {0.183} {0.134} {} {} {} 
    INST {g18701} {B0} {^} {Y} {v} {} {OAI211X1} {0.050} {0.000} {0.071} {} {0.233} {0.184} {} {1} {(20.13, 35.56) (18.81, 37.24)} 
    NET {} {} {} {} {} {n_238} {} {0.000} {0.000} {0.071} {0.003} {0.233} {0.184} {} {} {} 
    INST {FE_PHC148_n_238} {A} {v} {Y} {v} {} {DLY1X1} {0.067} {0.000} {0.025} {} {0.300} {0.251} {} {1} {(37.29, 37.24) (39.93, 35.00)} 
    NET {} {} {} {} {} {FE_PHN148_n_238} {} {0.000} {0.000} {0.025} {0.003} {0.300} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[14]} {CK}
  ENDPT {vehiclecount0_reg[14]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[14]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[14]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.084} {} {4} {(163.35, 85.96) (175.89, 87.64)} 
    NET {} {} {} {} {} {n_26} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.084} {} {} {} 
    INST {g18465} {B1} {^} {Y} {v} {} {OAI32X1} {0.045} {0.000} {0.072} {} {0.177} {0.128} {} {1} {(177.21, 81.48) (175.89, 80.36)} 
    NET {} {} {} {} {} {n_492} {} {0.000} {0.000} {0.072} {0.005} {0.177} {0.128} {} {} {} 
    INST {FE_PHC126_n_492} {A} {v} {Y} {v} {} {DLY2X1} {0.122} {0.000} {0.027} {} {0.300} {0.251} {} {1} {(147.51, 80.36) (150.15, 82.60)} 
    NET {} {} {} {} {} {FE_PHN126_n_492} {} {0.000} {0.000} {0.027} {0.003} {0.300} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[13]} {CK}
  ENDPT {vehiclecount0_reg[13]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.221}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.270}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {0.097} {} {4} {(145.53, 71.96) (159.39, 72.52)} 
    NET {} {} {} {} {} {vehiclecount0[11]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {0.097} {} {} {} 
    INST {g18796} {A} {v} {Y} {^} {} {NAND2X1} {0.043} {0.000} {0.052} {} {0.190} {0.140} {} {3} {(159.39, 66.36) (159.39, 66.92)} 
    NET {} {} {} {} {} {n_408} {} {0.000} {0.000} {0.052} {0.007} {0.190} {0.140} {} {} {} 
    INST {g18598} {AN} {^} {Y} {^} {} {NAND3BX1} {0.054} {0.000} {0.061} {} {0.244} {0.195} {} {3} {(162.69, 82.04) (164.01, 80.36)} 
    NET {} {} {} {} {} {n_491} {} {0.000} {0.000} {0.061} {0.008} {0.244} {0.195} {} {} {} 
    INST {g18584} {A} {^} {Y} {v} {} {INVX1} {0.026} {0.000} {0.026} {} {0.270} {0.221} {} {1} {(168.63, 82.04) (167.97, 81.48)} 
    NET {} {} {} {} {} {n_423} {} {0.000} {0.000} {0.026} {0.002} {0.270} {0.221} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.049} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[6]} {CK}
  ENDPT {vehiclecount1_reg[6]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[6]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.025}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.225}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.050} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.050} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[6]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.152} {0.000} {0.049} {} {0.152} {0.102} {} {4} {(134.31, 36.68) (119.13, 37.24)} 
    NET {} {} {} {} {} {n_467} {} {0.000} {0.000} {0.049} {0.007} {0.152} {0.102} {} {} {} 
    INST {FE_PHC42_n_467} {A} {v} {Y} {v} {} {DLY2X1} {0.123} {0.000} {0.033} {} {0.275} {0.225} {} {2} {(136.29, 37.24) (138.93, 35.00)} 
    NET {} {} {} {} {} {FE_PHN42_n_467} {} {0.000} {0.000} {0.033} {0.004} {0.275} {0.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.050} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[4]} {CK}
  ENDPT {evasioncount_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[4]} {Q} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.304}
    {} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.051} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.051} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[4]} {CK} {^} {Q} {^} {} {DFFRX1} {0.142} {0.000} {0.052} {} {0.142} {0.091} {} {3} {(39.27, 31.64) (53.13, 32.20)} 
    NET {} {} {} {} {} {evasioncount[4]} {} {0.000} {0.000} {0.052} {0.006} {0.142} {0.091} {} {} {} 
    INST {g18684} {A0} {^} {Y} {v} {} {OAI32X1} {0.049} {0.000} {0.052} {} {0.190} {0.140} {} {1} {(46.53, 26.60) (47.19, 27.16)} 
    NET {} {} {} {} {} {n_281} {} {0.000} {0.000} {0.052} {0.003} {0.190} {0.140} {} {} {} 
    INST {FE_PHC152_n_281} {A} {v} {Y} {v} {} {DLY2X1} {0.113} {0.000} {0.014} {} {0.304} {0.253} {} {1} {(35.31, 29.96) (37.95, 32.20)} 
    NET {} {} {} {} {} {FE_PHN152_n_281} {} {0.000} {0.000} {0.014} {0.001} {0.304} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.051} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[4]} {CK}
  ENDPT {totalrevenue1_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue1_reg[4]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.303}
    {} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.051} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.051} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[4]} {CK} {^} {QN} {^} {} {DFFRX1} {0.144} {0.000} {0.042} {} {0.144} {0.093} {} {5} {(68.97, 85.96) (56.43, 87.64)} 
    NET {} {} {} {} {} {n_287} {} {0.000} {0.000} {0.042} {0.006} {0.144} {0.093} {} {} {} 
    INST {g18493} {B1} {^} {Y} {v} {} {OAI32X1} {0.043} {0.000} {0.059} {} {0.187} {0.136} {} {1} {(61.71, 81.48) (60.39, 80.36)} 
    NET {} {} {} {} {} {n_437} {} {0.000} {0.000} {0.059} {0.003} {0.187} {0.136} {} {} {} 
    INST {FE_PHC146_n_437} {A} {v} {Y} {v} {} {DLY2X1} {0.116} {0.000} {0.018} {} {0.303} {0.252} {} {1} {(65.01, 97.72) (67.65, 95.48)} 
    NET {} {} {} {} {} {FE_PHN146_n_437} {} {0.000} {0.000} {0.018} {0.002} {0.303} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.051} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[13]} {CK}
  ENDPT {totalrevenue2_reg[13]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[13]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.271}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.052} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.052} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[13]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.142} {0.000} {0.028} {} {0.142} {0.090} {} {3} {(145.53, 147.56) (160.71, 148.12)} 
    NET {} {} {} {} {} {n_584} {} {0.000} {0.000} {0.028} {0.004} {0.142} {0.090} {} {} {} 
    INST {FE_PHC55_n_584} {A} {v} {Y} {v} {} {DLY2X1} {0.130} {0.000} {0.056} {} {0.271} {0.220} {} {3} {(165.33, 130.76) (167.97, 133.00)} 
    NET {} {} {} {} {} {FE_PHN55_n_584} {} {0.000} {0.000} {0.056} {0.008} {0.271} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.052} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[4]} {CK}
  ENDPT {totalrevenue2_reg[4]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[4]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.251}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.303}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.053} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[4]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.037} {} {0.141} {0.089} {} {5} {(74.25, 146.44) (86.79, 148.12)} 
    NET {} {} {} {} {} {n_294} {} {0.000} {0.000} {0.037} {0.005} {0.141} {0.089} {} {} {} 
    INST {g18495} {B1} {^} {Y} {v} {} {OAI32X1} {0.041} {0.000} {0.056} {} {0.182} {0.130} {} {1} {(79.53, 141.96) (78.21, 140.84)} 
    NET {} {} {} {} {} {n_433} {} {0.000} {0.000} {0.056} {0.003} {0.182} {0.130} {} {} {} 
    INST {FE_PHC142_n_433} {A} {v} {Y} {v} {} {DLY2X1} {0.121} {0.000} {0.028} {} {0.303} {0.250} {} {1} {(89.43, 148.12) (92.07, 145.88)} 
    NET {} {} {} {} {} {FE_PHN142_n_433} {} {0.000} {0.000} {0.028} {0.003} {0.303} {0.251} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[4]} {CK}
  ENDPT {vehiclecount1_reg[4]} {SE} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[4]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.053} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[4]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.149} {0.000} {0.043} {} {0.149} {0.096} {} {3} {(121.11, 56.84) (136.29, 57.40)} 
    NET {} {} {} {} {} {n_409} {} {0.000} {0.000} {0.043} {0.006} {0.149} {0.096} {} {} {} 
    INST {FE_PHC82_n_409} {A} {v} {Y} {v} {} {DLY2X1} {0.127} {0.000} {0.044} {} {0.275} {0.223} {} {3} {(117.15, 57.40) (119.79, 55.16)} 
    NET {} {} {} {} {} {FE_PHN82_n_409} {} {0.000} {0.000} {0.044} {0.006} {0.275} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[2]} {CK}
  ENDPT {evasioncount_reg[2]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[2]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.305}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.053} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[2]} {CK} {^} {QN} {^} {} {DFFRX1} {0.149} {0.000} {0.052} {} {0.149} {0.096} {} {5} {(25.41, 21.56) (12.87, 19.88)} 
    NET {} {} {} {} {} {n_223} {} {0.000} {0.000} {0.052} {0.007} {0.149} {0.096} {} {} {} 
    INST {g18635} {A1} {^} {Y} {v} {} {OAI21XL} {0.042} {0.000} {0.051} {} {0.191} {0.138} {} {1} {(22.11, 15.96) (23.43, 17.08)} 
    NET {} {} {} {} {} {n_296} {} {0.000} {0.000} {0.051} {0.002} {0.191} {0.138} {} {} {} 
    INST {FE_PHC48_n_296} {A} {v} {Y} {v} {} {DLY2X1} {0.115} {0.000} {0.017} {} {0.305} {0.252} {} {1} {(25.41, 27.16) (28.05, 24.92)} 
    NET {} {} {} {} {} {FE_PHN48_n_296} {} {0.000} {0.000} {0.017} {0.002} {0.305} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[4]} {CK}
  ENDPT {tollrates2_reg[4]} {SI} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[4]} {Q} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.212}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.266}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.053} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[4]} {CK} {^} {Q} {v} {} {SDFFSX1} {0.135} {0.000} {0.045} {} {0.135} {0.081} {} {4} {(61.71, 111.16) (76.23, 112.84)} 
    NET {} {} {} {} {} {tollrates2[4]} {} {0.000} {0.000} {0.045} {0.006} {0.135} {0.081} {} {} {} 
    INST {FE_PHC59_tollrates2_4} {A} {v} {Y} {v} {} {DLY2X1} {0.131} {0.000} {0.052} {} {0.266} {0.212} {} {2} {(78.87, 117.88) (81.51, 115.64)} 
    NET {} {} {} {} {} {FE_PHN59_tollrates2_4} {} {0.000} {0.000} {0.052} {0.007} {0.266} {0.212} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.053} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[10]} {CK}
  ENDPT {vehiclecount0_reg[10]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[10]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.307}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.055} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[10]} {CK} {^} {QN} {^} {} {DFFRX1} {0.141} {0.000} {0.035} {} {0.141} {0.086} {} {4} {(145.53, 45.64) (158.07, 47.32)} 
    NET {} {} {} {} {} {n_122} {} {0.000} {0.000} {0.035} {0.005} {0.141} {0.086} {} {} {} 
    INST {g18515} {B1} {^} {Y} {v} {} {OAI32X1} {0.049} {0.000} {0.073} {} {0.190} {0.135} {} {1} {(160.71, 56.28) (162.03, 57.40)} 
    NET {} {} {} {} {} {n_442} {} {0.000} {0.000} {0.073} {0.005} {0.190} {0.135} {} {} {} 
    INST {FE_PHC147_n_442} {A} {v} {Y} {v} {} {DLY2X1} {0.118} {0.000} {0.017} {} {0.307} {0.252} {} {1} {(146.85, 40.04) (149.49, 42.28)} 
    NET {} {} {} {} {} {FE_PHN147_n_442} {} {0.000} {0.000} {0.017} {0.002} {0.307} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.055} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[15]} {CK}
  ENDPT {vehiclecount2_reg[15]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[15]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.050}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.250}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.307}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.057} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[15]} {CK} {^} {QN} {^} {} {DFFRX1} {0.133} {0.000} {0.019} {} {0.133} {0.076} {} {3} {(163.35, 92.12) (175.89, 90.44)} 
    NET {} {} {} {} {} {n_42} {} {0.000} {0.000} {0.019} {0.002} {0.133} {0.076} {} {} {} 
    INST {g18466} {B1} {^} {Y} {v} {} {OAI32X1} {0.050} {0.000} {0.082} {} {0.182} {0.125} {} {1} {(174.57, 96.60) (173.25, 97.72)} 
    NET {} {} {} {} {} {n_494} {} {0.000} {0.000} {0.082} {0.006} {0.182} {0.125} {} {} {} 
    INST {FE_PHC121_n_494} {A} {v} {Y} {v} {} {DLY2X1} {0.125} {0.000} {0.029} {} {0.307} {0.250} {} {1} {(164.67, 70.28) (167.31, 72.52)} 
    NET {} {} {} {} {} {FE_PHN121_n_494} {} {0.000} {0.000} {0.029} {0.004} {0.307} {0.250} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.057} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[12]} {CK}
  ENDPT {vehiclecount2_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[12]} {Q} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.313}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.060} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[12]} {CK} {^} {Q} {^} {} {DFFRX1} {0.154} {0.000} {0.076} {} {0.154} {0.094} {} {4} {(145.53, 116.20) (159.39, 115.64)} 
    NET {} {} {} {} {} {vehiclecount2[12]} {} {0.000} {0.000} {0.076} {0.010} {0.154} {0.094} {} {} {} 
    INST {g18513} {A1} {^} {Y} {v} {} {OAI32X1} {0.047} {0.000} {0.039} {} {0.201} {0.140} {} {1} {(155.43, 111.72) (154.11, 110.60)} 
    NET {} {} {} {} {} {n_450} {} {0.000} {0.000} {0.039} {0.002} {0.201} {0.140} {} {} {} 
    INST {FE_PHC137_n_450} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.016} {} {0.313} {0.252} {} {1} {(145.53, 110.60) (148.17, 112.84)} 
    NET {} {} {} {} {} {FE_PHN137_n_450} {} {0.000} {0.000} {0.016} {0.001} {0.313} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.060} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[3]} {CK}
  ENDPT {tollrates1_reg[3]} {D} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[3]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[3]} {v} {} {} {rate_input[3]} {} {} {} {0.004} {0.017} {0.300} {0.235} {} {3} {(0.00, 91.56) } 
    NET {} {} {} {} {} {rate_input[3]} {} {0.000} {0.000} {0.004} {0.017} {0.300} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.065} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[6]} {CK}
  ENDPT {tollrates2_reg[6]} {D} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[6]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[6]} {v} {} {} {rate_input[6]} {} {} {} {0.004} {0.017} {0.300} {0.235} {} {3} {(72.27, 188.16) } 
    NET {} {} {} {} {} {rate_input[6]} {} {0.000} {0.000} {0.004} {0.017} {0.300} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.065} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[2]} {CK}
  ENDPT {tollrates0_reg[2]} {D} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[2]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[2]} {v} {} {} {rate_input[2]} {} {} {} {0.004} {0.021} {0.300} {0.235} {} {3} {(0.00, 99.96) } 
    NET {} {} {} {} {} {rate_input[2]} {} {0.000} {0.000} {0.004} {0.021} {0.301} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.065} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[6]} {CK}
  ENDPT {tollrates0_reg[6]} {D} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[6]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[6]} {v} {} {} {rate_input[6]} {} {} {} {0.004} {0.017} {0.300} {0.235} {} {3} {(72.27, 188.16) } 
    NET {} {} {} {} {} {rate_input[6]} {} {0.001} {0.000} {0.004} {0.017} {0.301} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.065} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[1]} {CK}
  ENDPT {tollrates1_reg[1]} {D} {SDFFRHQX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.236}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[1]} {v} {} {} {rate_input[1]} {} {} {} {0.004} {0.023} {0.300} {0.235} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {rate_input[1]} {} {0.001} {0.000} {0.004} {0.023} {0.301} {0.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.065} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[11]} {CK}
  ENDPT {vehiclecount1_reg[11]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.250}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.066} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.134} {0.000} {0.022} {} {0.134} {0.068} {} {4} {(142.23, 31.64) (129.69, 29.96)} 
    NET {} {} {} {} {} {n_459} {} {0.000} {0.000} {0.022} {0.002} {0.134} {0.068} {} {} {} 
    INST {g18505} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.062} {0.000} {0.068} {} {0.196} {0.130} {} {4} {(127.71, 25.48) (125.73, 27.16)} 
    NET {} {} {} {} {} {n_481} {} {0.000} {0.000} {0.068} {0.009} {0.196} {0.130} {} {} {} 
    INST {g18474} {B0} {^} {Y} {v} {} {AOI21X1} {0.031} {0.000} {0.035} {} {0.227} {0.161} {} {2} {(153.45, 25.48) (153.45, 24.92)} 
    NET {} {} {} {} {} {n_490} {} {0.000} {0.000} {0.035} {0.003} {0.227} {0.161} {} {} {} 
    INST {g18471} {A} {v} {Y} {^} {} {INVX1} {0.023} {0.000} {0.030} {} {0.250} {0.184} {} {2} {(158.07, 21.56) (158.73, 21.00)} 
    NET {} {} {} {} {} {n_513} {} {0.000} {0.000} {0.030} {0.004} {0.250} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.066} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[13]} {CK}
  ENDPT {vehiclecount2_reg[13]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount2_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.249}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.071} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.139} {0.000} {0.050} {} {0.139} {0.067} {} {4} {(164.01, 102.20) (177.87, 102.76)} 
    NET {} {} {} {} {} {vehiclecount2[11]} {} {0.000} {0.000} {0.050} {0.007} {0.139} {0.067} {} {} {} 
    INST {g18794} {A} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.043} {} {0.173} {0.101} {} {3} {(161.37, 106.68) (161.37, 107.24)} 
    NET {} {} {} {} {} {n_407} {} {0.000} {0.000} {0.043} {0.005} {0.173} {0.101} {} {} {} 
    INST {g18572} {A0} {^} {Y} {v} {} {AOI21X1} {0.040} {0.000} {0.039} {} {0.212} {0.141} {} {2} {(150.15, 112.84) (149.49, 112.84)} 
    NET {} {} {} {} {} {n_429} {} {0.000} {0.000} {0.039} {0.003} {0.212} {0.141} {} {} {} 
    INST {g18523} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.037} {0.000} {0.055} {} {0.249} {0.178} {} {3} {(153.45, 106.68) (154.77, 107.80)} 
    NET {} {} {} {} {} {n_465} {} {0.000} {0.000} {0.055} {0.007} {0.249} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.071} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[4]} {CK}
  ENDPT {tollrates1_reg[4]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[4]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[4]} {v} {} {} {rate_input[4]} {} {} {} {0.004} {0.013} {0.300} {0.223} {} {3} {(0.00, 112.84) } 
    NET {} {} {} {} {} {rate_input[4]} {} {0.000} {0.000} {0.004} {0.013} {0.300} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[3]} {CK}
  ENDPT {tollrates0_reg[3]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[3]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[3]} {v} {} {} {rate_input[3]} {} {} {} {0.004} {0.017} {0.300} {0.223} {} {3} {(0.00, 91.56) } 
    NET {} {} {} {} {} {rate_input[3]} {} {0.000} {0.000} {0.004} {0.017} {0.300} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[3]} {CK}
  ENDPT {tollrates2_reg[3]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[3]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[3]} {v} {} {} {rate_input[3]} {} {} {} {0.004} {0.017} {0.300} {0.223} {} {3} {(0.00, 91.56) } 
    NET {} {} {} {} {} {rate_input[3]} {} {0.000} {0.000} {0.004} {0.017} {0.300} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[5]} {CK}
  ENDPT {tollrates2_reg[5]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[5]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[5]} {v} {} {} {rate_input[5]} {} {} {} {0.004} {0.019} {0.300} {0.223} {} {3} {(69.63, 188.16) } 
    NET {} {} {} {} {} {rate_input[5]} {} {0.000} {0.000} {0.004} {0.019} {0.300} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[0]} {CK}
  ENDPT {tollrates0_reg[0]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[0]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[0]} {v} {} {} {rate_input[0]} {} {} {} {0.004} {0.022} {0.300} {0.223} {} {3} {(0.00, 103.32) } 
    NET {} {} {} {} {} {rate_input[0]} {} {0.000} {0.000} {0.004} {0.022} {0.301} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[7]} {CK}
  ENDPT {tollrates0_reg[7]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[7]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[7]} {v} {} {} {rate_input[7]} {} {} {} {0.004} {0.016} {0.300} {0.223} {} {3} {(88.77, 188.16) } 
    NET {} {} {} {} {} {rate_input[7]} {} {0.000} {0.000} {0.004} {0.016} {0.301} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[7]} {CK}
  ENDPT {tollrates1_reg[7]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[7]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[7]} {v} {} {} {rate_input[7]} {} {} {} {0.004} {0.016} {0.300} {0.223} {} {3} {(88.77, 188.16) } 
    NET {} {} {} {} {} {rate_input[7]} {} {0.000} {0.000} {0.004} {0.016} {0.301} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.077} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[0]} {CK}
  ENDPT {tollrates1_reg[0]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[0]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[0]} {v} {} {} {rate_input[0]} {} {} {} {0.004} {0.022} {0.300} {0.222} {} {3} {(0.00, 103.32) } 
    NET {} {} {} {} {} {rate_input[0]} {} {0.001} {0.000} {0.004} {0.022} {0.301} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.078} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[8]} {CK}
  ENDPT {totalrevenue2_reg[8]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {totalrevenue2_reg[7]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.216}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.078} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[7]} {CK} {^} {QN} {^} {} {DFFRX1} {0.138} {0.000} {0.030} {} {0.138} {0.061} {} {5} {(122.43, 142.52) (109.89, 140.84)} 
    NET {} {} {} {} {} {n_70} {} {0.000} {0.000} {0.030} {0.004} {0.138} {0.061} {} {} {} 
    INST {g18918} {A} {^} {Y} {v} {} {NAND2X1} {0.044} {0.000} {0.071} {} {0.182} {0.105} {} {3} {(103.95, 136.92) (103.95, 137.48)} 
    NET {} {} {} {} {} {n_498} {} {0.000} {0.000} {0.071} {0.006} {0.182} {0.105} {} {} {} 
    INST {g18442} {B0} {v} {Y} {^} {} {OAI21XL} {0.067} {0.000} {0.108} {} {0.249} {0.171} {} {2} {(107.25, 147.56) (107.25, 148.12)} 
    NET {} {} {} {} {} {n_511} {} {0.000} {0.000} {0.108} {0.008} {0.249} {0.172} {} {} {} 
    INST {g18436} {B} {^} {Y} {v} {} {NOR2X1} {0.045} {0.000} {0.048} {} {0.294} {0.216} {} {3} {(150.81, 152.04) (152.13, 152.04)} 
    NET {} {} {} {} {} {n_530} {} {0.000} {0.000} {0.048} {0.004} {0.294} {0.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.078} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[0]} {CK}
  ENDPT {tollrates2_reg[0]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[0]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.023}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.223}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[0]} {v} {} {} {rate_input[0]} {} {} {} {0.004} {0.022} {0.300} {0.222} {} {3} {(0.00, 103.32) } 
    NET {} {} {} {} {} {rate_input[0]} {} {0.001} {0.000} {0.004} {0.022} {0.301} {0.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.078} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[4]} {CK}
  ENDPT {vehiclecount1_reg[4]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[3]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.079} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.079} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[3]} {CK} {^} {QN} {v} {} {DFFRX1} {0.134} {0.000} {0.012} {} {0.134} {0.055} {} {3} {(102.63, 35.56) (115.17, 37.24)} 
    NET {} {} {} {} {} {n_329} {} {0.000} {0.000} {0.012} {0.001} {0.134} {0.055} {} {} {} 
    INST {FE_PHC79_n_329} {A} {v} {Y} {v} {} {DLY2X1} {0.110} {0.000} {0.024} {} {0.244} {0.165} {} {2} {(114.51, 40.04) (117.15, 42.28)} 
    NET {} {} {} {} {} {FE_PHN79_n_329} {} {0.000} {0.000} {0.024} {0.003} {0.244} {0.165} {} {} {} 
    INST {g18636} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.050} {0.000} {0.056} {} {0.294} {0.215} {} {2} {(118.47, 41.72) (120.45, 40.04)} 
    NET {} {} {} {} {} {n_364} {} {0.000} {0.000} {0.056} {0.004} {0.294} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.079} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[3]} {CK}
  ENDPT {vehiclecount1_reg[3]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[1]} {QN} {DFFRX1} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[1]} {CK} {^} {QN} {^} {} {DFFRX1} {0.135} {0.000} {0.025} {} {0.135} {0.055} {} {4} {(100.65, 61.88) (113.19, 60.20)} 
    NET {} {} {} {} {} {n_95} {} {0.000} {0.000} {0.025} {0.003} {0.135} {0.055} {} {} {} 
    INST {g18874} {B} {^} {Y} {v} {} {NOR2X1} {0.022} {0.000} {0.031} {} {0.157} {0.077} {} {2} {(114.51, 66.36) (115.83, 66.36)} 
    NET {} {} {} {} {} {n_103} {} {0.000} {0.000} {0.031} {0.004} {0.157} {0.077} {} {} {} 
    INST {g18829} {B} {v} {Y} {^} {} {NAND2X1} {0.029} {0.000} {0.043} {} {0.186} {0.106} {} {3} {(115.17, 51.80) (115.83, 50.68)} 
    NET {} {} {} {} {} {n_268} {} {0.000} {0.000} {0.043} {0.005} {0.186} {0.106} {} {} {} 
    INST {g18595} {A2} {^} {Y} {v} {} {OAI32X1} {0.034} {0.000} {0.034} {} {0.220} {0.140} {} {1} {(107.25, 41.16) (109.23, 40.04)} 
    NET {} {} {} {} {} {n_346} {} {0.000} {0.000} {0.034} {0.001} {0.220} {0.140} {} {} {} 
    INST {FE_PHC113_n_346} {A} {v} {Y} {v} {} {DLY2X1} {0.112} {0.000} {0.018} {} {0.332} {0.252} {} {1} {(103.95, 40.04) (106.59, 42.28)} 
    NET {} {} {} {} {} {FE_PHN113_n_346} {} {0.000} {0.000} {0.018} {0.002} {0.332} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[4]} {CK}
  ENDPT {tollrates0_reg[4]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[4]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[4]} {v} {} {} {rate_input[4]} {} {} {} {0.004} {0.013} {0.300} {0.220} {} {3} {(0.00, 112.84) } 
    NET {} {} {} {} {} {rate_input[4]} {} {0.000} {0.000} {0.004} {0.013} {0.300} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[4]} {CK}
  ENDPT {tollrates2_reg[4]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[4]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[4]} {v} {} {} {rate_input[4]} {} {} {} {0.004} {0.013} {0.300} {0.220} {} {3} {(0.00, 112.84) } 
    NET {} {} {} {} {} {rate_input[4]} {} {0.000} {0.000} {0.004} {0.013} {0.300} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[1]} {CK}
  ENDPT {tollrates0_reg[1]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[1]} {v} {} {} {rate_input[1]} {} {} {} {0.004} {0.023} {0.300} {0.220} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {rate_input[1]} {} {0.000} {0.000} {0.004} {0.023} {0.300} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[7]} {CK}
  ENDPT {tollrates2_reg[7]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[7]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[7]} {v} {} {} {rate_input[7]} {} {} {} {0.004} {0.016} {0.300} {0.220} {} {3} {(88.77, 188.16) } 
    NET {} {} {} {} {} {rate_input[7]} {} {0.000} {0.000} {0.004} {0.016} {0.300} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[5]} {CK}
  ENDPT {tollrates0_reg[5]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[5]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[5]} {v} {} {} {rate_input[5]} {} {} {} {0.004} {0.019} {0.300} {0.220} {} {3} {(69.63, 188.16) } 
    NET {} {} {} {} {} {rate_input[5]} {} {0.000} {0.000} {0.004} {0.019} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[5]} {CK}
  ENDPT {tollrates1_reg[5]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[5]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.080}
  END_SLK_CLC
  SLK 0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[5]} {v} {} {} {rate_input[5]} {} {} {} {0.004} {0.019} {0.300} {0.220} {} {3} {(69.63, 188.16) } 
    NET {} {} {} {} {} {rate_input[5]} {} {0.000} {0.000} {0.004} {0.019} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.080} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[6]} {CK}
  ENDPT {tollrates1_reg[6]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[6]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[6]} {v} {} {} {rate_input[6]} {} {} {} {0.004} {0.017} {0.300} {0.219} {} {3} {(72.27, 188.16) } 
    NET {} {} {} {} {} {rate_input[6]} {} {0.001} {0.000} {0.004} {0.017} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[2]} {CK}
  ENDPT {tollrates1_reg[2]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[2]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[2]} {v} {} {} {rate_input[2]} {} {} {} {0.004} {0.021} {0.300} {0.219} {} {3} {(0.00, 99.96) } 
    NET {} {} {} {} {} {rate_input[2]} {} {0.001} {0.000} {0.004} {0.021} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[2]} {CK}
  ENDPT {tollrates2_reg[2]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[2]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[2]} {v} {} {} {rate_input[2]} {} {} {} {0.004} {0.021} {0.300} {0.219} {} {3} {(0.00, 99.96) } 
    NET {} {} {} {} {} {rate_input[2]} {} {0.001} {0.000} {0.004} {0.021} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[1]} {CK}
  ENDPT {tollrates2_reg[1]} {D} {SDFFSX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {rate_input[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.220}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rate_input[1]} {v} {} {} {rate_input[1]} {} {} {} {0.004} {0.023} {0.300} {0.219} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {rate_input[1]} {} {0.001} {0.000} {0.004} {0.023} {0.301} {0.220} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue0_reg[8]} {CK}
  ENDPT {totalrevenue0_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates0_reg[7]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.213}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates0_reg[7]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.141} {0.000} {0.027} {} {0.141} {0.060} {} {4} {(72.27, 127.40) (57.09, 127.96)} 
    NET {} {} {} {} {} {n_73} {} {0.000} {0.000} {0.027} {0.003} {0.141} {0.060} {} {} {} 
    INST {g18872} {B} {v} {Y} {^} {} {NOR2X1} {0.035} {0.000} {0.058} {} {0.176} {0.095} {} {2} {(56.43, 136.92) (55.11, 136.92)} 
    NET {} {} {} {} {} {n_117} {} {0.000} {0.000} {0.058} {0.004} {0.176} {0.095} {} {} {} 
    INST {g18458} {B0} {^} {Y} {v} {} {AOI21X1} {0.033} {0.000} {0.041} {} {0.208} {0.128} {} {2} {(45.87, 136.36) (45.87, 135.80)} 
    NET {} {} {} {} {} {n_497} {} {0.000} {0.000} {0.041} {0.004} {0.208} {0.128} {} {} {} 
    INST {g18421} {A1} {v} {Y} {^} {} {AOI21X1} {0.039} {0.000} {0.053} {} {0.247} {0.166} {} {2} {(37.29, 142.52) (35.97, 143.08)} 
    NET {} {} {} {} {} {n_508} {} {0.000} {0.000} {0.053} {0.003} {0.247} {0.166} {} {} {} 
    INST {g18414} {A} {^} {Y} {v} {} {INVX1} {0.047} {0.000} {0.069} {} {0.294} {0.213} {} {5} {(33.33, 146.44) (32.67, 147.00)} 
    NET {} {} {} {} {} {n_540} {} {0.000} {0.000} {0.069} {0.010} {0.294} {0.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.081} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[0]} {CK}
  ENDPT {evasioncount_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[0]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.210}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.292}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.082} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[0]} {CK} {^} {QN} {v} {} {DFFRX1} {0.151} {0.000} {0.047} {} {0.151} {0.069} {} {5} {(46.53, 45.64) (33.99, 47.32)} 
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.047} {0.007} {0.151} {0.069} {} {} {} 
    INST {g18799} {B} {v} {Y} {^} {} {NAND3BX1} {0.071} {0.000} {0.120} {} {0.222} {0.140} {} {8} {(35.97, 41.72) (35.97, 40.04)} 
    NET {} {} {} {} {} {n_280} {} {0.000} {0.000} {0.120} {0.017} {0.222} {0.140} {} {} {} 
    INST {g18781} {A} {^} {Y} {v} {} {INVX1} {0.070} {0.000} {0.093} {} {0.292} {0.210} {} {6} {(36.63, 25.48) (37.29, 26.04)} 
    NET {} {} {} {} {} {n_279} {} {0.000} {0.000} {0.093} {0.012} {0.292} {0.210} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.082} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[5]} {CK}
  ENDPT {evasioncount_reg[5]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {evasioncount_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.274}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.086} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.138} {0.000} {0.048} {} {0.138} {0.052} {} {4} {(46.53, 11.48) (32.67, 12.04)} 
    NET {} {} {} {} {} {evasioncount[3]} {} {0.000} {0.000} {0.048} {0.006} {0.138} {0.052} {} {} {} 
    INST {g18797} {A} {v} {Y} {^} {} {NAND2X1} {0.026} {0.000} {0.025} {} {0.163} {0.078} {} {2} {(39.27, 21.00) (39.27, 20.44)} 
    NET {} {} {} {} {} {n_215} {} {0.000} {0.000} {0.025} {0.003} {0.163} {0.078} {} {} {} 
    INST {g18780} {A} {^} {Y} {v} {} {INVX1} {0.012} {0.000} {0.011} {} {0.175} {0.090} {} {1} {(39.27, 25.48) (39.93, 26.04)} 
    NET {} {} {} {} {} {n_193} {} {0.000} {0.000} {0.011} {0.001} {0.175} {0.090} {} {} {} 
    INST {g18740} {A0} {v} {Y} {^} {} {OAI21XL} {0.053} {0.000} {0.063} {} {0.228} {0.143} {} {2} {(41.25, 25.48) (41.91, 27.16)} 
    NET {} {} {} {} {} {n_242} {} {0.000} {0.000} {0.063} {0.004} {0.228} {0.143} {} {} {} 
    INST {g18703} {B0} {^} {Y} {v} {} {AOI21X1} {0.030} {0.000} {0.034} {} {0.258} {0.172} {} {2} {(49.17, 21.56) (49.17, 22.12)} 
    NET {} {} {} {} {} {n_264} {} {0.000} {0.000} {0.034} {0.003} {0.258} {0.172} {} {} {} 
    INST {g18698} {A} {v} {Y} {^} {} {INVX1} {0.016} {0.000} {0.016} {} {0.274} {0.188} {} {1} {(51.15, 21.56) (50.49, 21.00)} 
    NET {} {} {} {} {} {n_265} {} {0.000} {0.000} {0.016} {0.001} {0.274} {0.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.086} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[5]} {CK}
  ENDPT {vehiclecount1_reg[5]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount1_reg[4]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.350}
    {} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.098} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.098} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[4]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.149} {0.000} {0.043} {} {0.149} {0.050} {} {3} {(121.11, 56.84) (136.29, 57.40)} 
    NET {} {} {} {} {} {n_409} {} {0.000} {0.000} {0.043} {0.006} {0.149} {0.050} {} {} {} 
    INST {g18596} {A0} {v} {Y} {^} {} {AOI21X1} {0.044} {0.000} {0.063} {} {0.193} {0.095} {} {2} {(124.41, 42.28) (123.75, 42.28)} 
    NET {} {} {} {} {} {n_405} {} {0.000} {0.000} {0.063} {0.004} {0.193} {0.095} {} {} {} 
    INST {g18530} {B0} {^} {Y} {v} {} {OAI32X1} {0.044} {0.000} {0.042} {} {0.237} {0.139} {} {1} {(129.69, 46.76) (129.03, 47.32)} 
    NET {} {} {} {} {} {n_424} {} {0.000} {0.000} {0.042} {0.002} {0.237} {0.139} {} {} {} 
    INST {FE_PHC127_n_424} {A} {v} {Y} {v} {} {DLY2X1} {0.114} {0.000} {0.018} {} {0.350} {0.252} {} {1} {(139.59, 47.32) (142.23, 45.08)} 
    NET {} {} {} {} {} {FE_PHN127_n_424} {} {0.000} {0.000} {0.018} {0.002} {0.350} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.098} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[13]} {CK}
  ENDPT {vehiclecount0_reg[13]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.101} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.101} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {0.046} {} {4} {(145.53, 71.96) (159.39, 72.52)} 
    NET {} {} {} {} {} {vehiclecount0[11]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {0.046} {} {} {} 
    INST {g18796} {A} {v} {Y} {^} {} {NAND2X1} {0.043} {0.000} {0.052} {} {0.190} {0.089} {} {3} {(159.39, 66.36) (159.39, 66.92)} 
    NET {} {} {} {} {} {n_408} {} {0.000} {0.000} {0.052} {0.007} {0.190} {0.089} {} {} {} 
    INST {g18574} {A0} {^} {Y} {v} {} {AOI21X1} {0.052} {0.000} {0.048} {} {0.241} {0.140} {} {2} {(154.11, 65.24) (153.45, 65.24)} 
    NET {} {} {} {} {} {n_435} {} {0.000} {0.000} {0.048} {0.005} {0.241} {0.140} {} {} {} 
    INST {g18537} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.038} {0.000} {0.052} {} {0.279} {0.178} {} {3} {(159.39, 81.48) (160.71, 80.36)} 
    NET {} {} {} {} {} {n_463} {} {0.000} {0.000} {0.052} {0.007} {0.279} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.101} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[12]} {CK}
  ENDPT {vehiclecount0_reg[12]} {D} {DFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {vehiclecount0_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.052}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.252}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.104} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {0.043} {} {4} {(145.53, 71.96) (159.39, 72.52)} 
    NET {} {} {} {} {} {vehiclecount0[11]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {0.043} {} {} {} 
    INST {g18796} {A} {v} {Y} {^} {} {NAND2X1} {0.043} {0.000} {0.052} {} {0.190} {0.086} {} {3} {(159.39, 66.36) (159.39, 66.92)} 
    NET {} {} {} {} {} {n_408} {} {0.000} {0.000} {0.052} {0.007} {0.190} {0.086} {} {} {} 
    INST {g18509} {A2} {^} {Y} {v} {} {OAI32X1} {0.049} {0.000} {0.061} {} {0.239} {0.135} {} {1} {(154.77, 81.48) (152.79, 80.36)} 
    NET {} {} {} {} {} {n_445} {} {0.000} {0.000} {0.061} {0.004} {0.239} {0.135} {} {} {} 
    INST {FE_PHC131_n_445} {A} {v} {Y} {v} {} {DLY2X1} {0.117} {0.000} {0.018} {} {0.356} {0.252} {} {1} {(140.25, 90.44) (142.89, 92.68)} 
    NET {} {} {} {} {} {FE_PHN131_n_445} {} {0.000} {0.000} {0.018} {0.002} {0.356} {0.252} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.104} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {evasioncount_reg[0]} {CK}
  ENDPT {evasioncount_reg[0]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {state_reg[0]} {QN} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.326}
    {} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.142} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.142} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[0]} {CK} {^} {QN} {v} {} {DFFRX1} {0.151} {0.000} {0.047} {} {0.151} {0.009} {} {5} {(46.53, 45.64) (33.99, 47.32)} 
    NET {} {} {} {} {} {n_148} {} {0.000} {0.000} {0.047} {0.007} {0.151} {0.009} {} {} {} 
    INST {g18799} {B} {v} {Y} {^} {} {NAND3BX1} {0.071} {0.000} {0.120} {} {0.222} {0.080} {} {8} {(35.97, 41.72) (35.97, 40.04)} 
    NET {} {} {} {} {} {n_280} {} {0.000} {0.000} {0.120} {0.017} {0.222} {0.081} {} {} {} 
    INST {g18766} {B} {^} {Y} {v} {} {NAND2X1} {0.074} {0.000} {0.089} {} {0.296} {0.154} {} {3} {(59.73, 31.64) (60.39, 30.52)} 
    NET {} {} {} {} {} {n_222} {} {0.000} {0.000} {0.089} {0.007} {0.296} {0.154} {} {} {} 
    INST {g18760} {A} {v} {Y} {^} {} {INVX1} {0.030} {0.000} {0.028} {} {0.326} {0.184} {} {1} {(33.33, 31.64) (32.67, 31.08)} 
    NET {} {} {} {} {} {n_206} {} {0.000} {0.000} {0.028} {0.001} {0.326} {0.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.142} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue2_reg[8]} {CK}
  ENDPT {totalrevenue2_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates2_reg[7]} {QN} {SDFFSX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.213}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.142} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.142} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates2_reg[7]} {CK} {^} {QN} {v} {} {SDFFSX1} {0.125} {0.000} {0.031} {} {0.125} {-0.017} {} {3} {(82.83, 141.40) (96.03, 143.64)} 
    NET {} {} {} {} {} {n_69} {} {0.000} {0.000} {0.031} {0.004} {0.125} {-0.017} {} {} {} 
    INST {g18918} {B} {v} {Y} {^} {} {NAND2X1} {0.029} {0.000} {0.043} {} {0.154} {0.012} {} {3} {(103.29, 136.36) (103.95, 137.48)} 
    NET {} {} {} {} {} {n_498} {} {0.000} {0.000} {0.043} {0.006} {0.154} {0.012} {} {} {} 
    INST {g18442} {B0} {^} {Y} {v} {} {OAI21XL} {0.093} {0.000} {0.160} {} {0.246} {0.104} {} {2} {(107.25, 147.56) (107.25, 148.12)} 
    NET {} {} {} {} {} {n_511} {} {0.000} {0.000} {0.160} {0.008} {0.247} {0.104} {} {} {} 
    INST {g18411} {A1} {v} {Y} {^} {} {AOI21X1} {0.059} {0.000} {0.065} {} {0.306} {0.164} {} {2} {(144.87, 152.60) (146.19, 153.16)} 
    NET {} {} {} {} {} {n_528} {} {0.000} {0.000} {0.065} {0.003} {0.306} {0.164} {} {} {} 
    INST {g18407} {A} {^} {Y} {v} {} {INVX1} {0.049} {0.000} {0.069} {} {0.355} {0.213} {} {5} {(152.79, 152.60) (153.45, 152.04)} 
    NET {} {} {} {} {} {n_560} {} {0.000} {0.000} {0.069} {0.010} {0.355} {0.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.142} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[2]} {CK}
  ENDPT {tollrates0_reg[2]} {SE} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.120} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.120} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.204} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.180} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.180} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[6]} {CK}
  ENDPT {tollrates0_reg[6]} {SE} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.120} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.120} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.204} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.180} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.180} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[3]} {CK}
  ENDPT {tollrates0_reg[3]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.114} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.114} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.198} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.186} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[0]} {CK}
  ENDPT {tollrates0_reg[0]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.114} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.114} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.198} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.186} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[7]} {CK}
  ENDPT {tollrates0_reg[7]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.114} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.114} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.198} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.186} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[6]} {CK}
  ENDPT {tollrates2_reg[6]} {SE} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.109} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.110} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.201} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.393} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.191} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.191} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[4]} {CK}
  ENDPT {tollrates0_reg[4]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.108} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.108} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.192} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.192} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[5]} {CK}
  ENDPT {tollrates0_reg[5]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.108} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.108} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.192} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.192} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates0_reg[1]} {CK}
  ENDPT {tollrates0_reg[1]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.192}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.384}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.108} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.108} {} {} {} 
    INST {g18847} {A} {v} {Y} {^} {} {NAND2X1} {0.084} {0.000} {0.166} {} {0.384} {0.192} {} {8} {(50.49, 106.68) (50.49, 107.24)} 
    NET {} {} {} {} {} {n_200} {} {0.000} {0.000} {0.166} {0.025} {0.384} {0.192} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.192} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[1]} {CK}
  ENDPT {tollrates1_reg[1]} {SE} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.106} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.107} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.201} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.194} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.194} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[3]} {CK}
  ENDPT {tollrates1_reg[3]} {SE} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.106} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.107} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.201} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.194} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.194} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[3]} {CK}
  ENDPT {tollrates2_reg[3]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.105} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.105} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.196} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.392} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.195} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[0]} {CK}
  ENDPT {tollrates2_reg[0]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.105} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.105} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.196} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.393} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.195} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[5]} {CK}
  ENDPT {tollrates2_reg[5]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.104} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.105} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.196} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.393} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.196} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.196} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {totalrevenue1_reg[8]} {CK}
  ENDPT {totalrevenue1_reg[8]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {tollrates1_reg[7]} {QN} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.389}
    {} {Slack Time} {0.197}
  END_SLK_CLC
  SLK 0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.197} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {tollrates1_reg[7]} {CK} {^} {QN} {v} {} {SDFFRX1} {0.146} {0.000} {0.038} {} {0.146} {-0.051} {} {4} {(80.85, 97.16) (96.03, 97.72)} 
    NET {} {} {} {} {} {n_71} {} {0.000} {0.000} {0.038} {0.005} {0.146} {-0.051} {} {} {} 
    INST {g18916} {B} {v} {Y} {^} {} {NAND2X1} {0.027} {0.000} {0.036} {} {0.173} {-0.024} {} {3} {(92.07, 75.88) (92.73, 77.00)} 
    NET {} {} {} {} {} {n_475} {} {0.000} {0.000} {0.036} {0.004} {0.173} {-0.024} {} {} {} 
    INST {g18441} {A0} {^} {Y} {v} {} {AOI21X1} {0.044} {0.000} {0.042} {} {0.217} {0.020} {} {2} {(92.73, 62.44) (93.39, 62.44)} 
    NET {} {} {} {} {} {n_485} {} {0.000} {0.000} {0.042} {0.004} {0.217} {0.020} {} {} {} 
    INST {g18437} {A} {v} {Y} {^} {} {INVX1} {0.016} {0.000} {0.013} {} {0.233} {0.036} {} {1} {(91.41, 51.80) (90.75, 51.24)} 
    NET {} {} {} {} {} {n_486} {} {0.000} {0.000} {0.013} {0.001} {0.233} {0.036} {} {} {} 
    INST {g18413} {A1} {^} {Y} {v} {} {OAI21XL} {0.155} {0.000} {0.303} {} {0.388} {0.191} {} {8} {(90.09, 51.24) (88.77, 50.12)} 
    NET {} {} {} {} {} {n_543} {} {0.000} {0.000} {0.303} {0.017} {0.389} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.197} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[4]} {CK}
  ENDPT {tollrates1_reg[4]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.102} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.102} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.197} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.198} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[7]} {CK}
  ENDPT {tollrates1_reg[7]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.102} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.102} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.197} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.198} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[0]} {CK}
  ENDPT {tollrates1_reg[0]} {SE} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.197}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.102} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.102} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.197} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.198} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[4]} {CK}
  ENDPT {tollrates2_reg[4]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.099} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.099} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.190} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.000} {0.000} {0.187} {0.028} {0.392} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.201} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[2]} {CK}
  ENDPT {tollrates2_reg[2]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.392}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.099} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.099} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.190} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.392} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.201} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[1]} {CK}
  ENDPT {tollrates2_reg[1]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.202}
  END_SLK_CLC
  SLK 0.202
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.098} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.098} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.190} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.393} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.202} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates2_reg[7]} {CK}
  ENDPT {tollrates2_reg[7]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.393}
    {} {Slack Time} {0.202}
  END_SLK_CLC
  SLK 0.202
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.098} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.098} {} {} {} 
    INST {g19433} {B} {v} {Y} {^} {} {NAND2BX1} {0.091} {0.000} {0.187} {} {0.391} {0.190} {} {8} {(57.75, 112.28) (58.41, 112.84)} 
    NET {} {} {} {} {} {n_627} {} {0.001} {0.000} {0.187} {0.028} {0.393} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.202} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[6]} {CK}
  ENDPT {tollrates1_reg[6]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.096} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.096} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.190} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.204} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[5]} {CK}
  ENDPT {tollrates1_reg[5]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.096} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.096} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.190} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.204} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {tollrates1_reg[2]} {CK}
  ENDPT {tollrates1_reg[2]} {SE} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {updaterate} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.395}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {updaterate} {v} {} {} {updaterate} {} {} {} {0.004} {0.012} {0.300} {0.096} {} {3} {(0.00, 105.00) } 
    NET {} {} {} {} {} {updaterate} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.096} {} {} {} 
    INST {g18834} {A} {v} {Y} {^} {} {NAND2X1} {0.095} {0.000} {0.190} {} {0.395} {0.190} {} {8} {(57.75, 106.68) (57.75, 107.24)} 
    NET {} {} {} {} {} {n_208} {} {0.000} {0.000} {0.190} {0.028} {0.395} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.204} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[0]} {CK}
  ENDPT {vehiclecount2_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.215}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.420}
    {} {Slack Time} {0.205}
  END_SLK_CLC
  SLK 0.205
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {v} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {0.095} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.095} {} {} {} 
    INST {g18887} {A} {v} {Y} {^} {} {NAND2X1} {0.068} {0.000} {0.133} {} {0.368} {0.163} {} {7} {(55.77, 106.68) (55.77, 107.24)} 
    NET {} {} {} {} {} {n_210} {} {0.001} {0.000} {0.133} {0.020} {0.369} {0.164} {} {} {} 
    INST {g18733} {A} {^} {Y} {v} {} {NOR2X1} {0.051} {0.000} {0.053} {} {0.420} {0.215} {} {2} {(111.21, 146.44) (111.87, 147.00)} 
    NET {} {} {} {} {} {n_225} {} {0.000} {0.000} {0.053} {0.004} {0.420} {0.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.205} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.223} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.123} {0.000} {0.019} {} {0.123} {-0.100} {} {3} {(71.61, 11.48) (57.75, 12.04)} 
    NET {} {} {} {} {} {evasioncount[7]} {} {0.000} {0.000} {0.019} {0.001} {0.123} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {0.223}
  END_SLK_CLC
  SLK 0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.223} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.123} {0.000} {0.019} {} {0.123} {-0.100} {} {5} {(25.41, 21.56) (11.55, 22.12)} 
    NET {} {} {} {} {} {evasioncount[2]} {} {0.000} {0.000} {0.019} {0.002} {0.123} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[5]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.226} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[5]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.126} {0.000} {0.026} {} {0.126} {-0.100} {} {3} {(52.47, 16.52) (35.97, 14.84)} 
    NET {} {} {} {} {} {evasioncount[5]} {} {0.000} {0.000} {0.026} {0.003} {0.126} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.229} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.229} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.129} {0.000} {0.030} {} {0.129} {-0.100} {} {3} {(145.53, 11.48) (159.39, 12.04)} 
    NET {} {} {} {} {} {vehiclecount1[10]} {} {0.000} {0.000} {0.030} {0.003} {0.129} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[0]} {CK}
  ENDPT {vehiclecount0_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.213}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.442}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {^} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {0.071} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.071} {} {} {} 
    INST {g18922} {B} {^} {Y} {v} {} {NOR2X1} {0.014} {0.000} {0.023} {} {0.314} {0.085} {} {2} {(45.87, 101.64) (47.19, 101.64)} 
    NET {} {} {} {} {} {n_90} {} {0.000} {0.000} {0.023} {0.003} {0.314} {0.085} {} {} {} 
    INST {g18897} {A} {v} {Y} {^} {} {INVX1} {0.067} {0.000} {0.126} {} {0.381} {0.151} {} {8} {(47.19, 106.12) (46.53, 106.68)} 
    NET {} {} {} {} {} {n_209} {} {0.001} {0.000} {0.126} {0.019} {0.381} {0.152} {} {} {} 
    INST {g18732} {A} {^} {Y} {v} {} {NOR2X1} {0.060} {0.000} {0.071} {} {0.442} {0.212} {} {2} {(70.95, 136.36) (71.61, 136.92)} 
    NET {} {} {} {} {} {n_226} {} {0.000} {0.000} {0.071} {0.007} {0.442} {0.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.229} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.230} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.130} {0.000} {0.032} {} {0.130} {-0.100} {} {3} {(48.51, 176.68) (34.65, 176.12)} 
    NET {} {} {} {} {} {totalrevenue0[15]} {} {0.000} {0.000} {0.032} {0.004} {0.130} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.230} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.130} {0.000} {0.032} {} {0.130} {-0.100} {} {4} {(164.67, 152.60) (178.53, 153.16)} 
    NET {} {} {} {} {} {totalrevenue2[12]} {} {0.000} {0.000} {0.032} {0.004} {0.130} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.230} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.130} {0.000} {0.034} {} {0.130} {-0.100} {} {3} {(109.89, 11.48) (123.75, 12.04)} 
    NET {} {} {} {} {} {totalrevenue1[15]} {} {0.000} {0.000} {0.034} {0.004} {0.130} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[13]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.231}
  END_SLK_CLC
  SLK 0.231
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.231} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[13]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.131} {0.000} {0.036} {} {0.131} {-0.100} {} {3} {(48.51, 161.56) (32.01, 163.24)} 
    NET {} {} {} {} {} {totalrevenue0[13]} {} {0.000} {0.000} {0.036} {0.004} {0.131} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.232} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.132} {0.000} {0.036} {} {0.132} {-0.100} {} {4} {(28.05, 152.60) (14.19, 153.16)} 
    NET {} {} {} {} {} {totalrevenue0[12]} {} {0.000} {0.000} {0.036} {0.004} {0.132} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.232} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.132} {0.000} {0.037} {} {0.132} {-0.100} {} {4} {(12.21, 172.76) (26.07, 173.32)} 
    NET {} {} {} {} {} {totalrevenue0[10]} {} {0.000} {0.000} {0.037} {0.004} {0.132} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.232} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.132} {0.000} {0.037} {} {0.132} {-0.100} {} {4} {(164.01, 112.28) (177.87, 112.84)} 
    NET {} {} {} {} {} {vehiclecount2[10]} {} {0.000} {0.000} {0.037} {0.004} {0.132} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.132}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.232} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.132} {0.000} {0.038} {} {0.132} {-0.100} {} {5} {(28.05, 122.36) (14.19, 122.92)} 
    NET {} {} {} {} {} {totalrevenue0[5]} {} {0.000} {0.000} {0.038} {0.005} {0.132} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.038} {} {0.133} {-0.100} {} {4} {(114.51, 176.68) (100.65, 176.12)} 
    NET {} {} {} {} {} {vehiclecount2[2]} {} {0.000} {0.000} {0.038} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.039} {} {0.133} {-0.100} {} {3} {(160.71, 51.80) (174.57, 52.36)} 
    NET {} {} {} {} {} {vehiclecount1[15]} {} {0.000} {0.000} {0.039} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.039} {} {0.133} {-0.100} {} {3} {(163.35, 61.88) (177.21, 62.44)} 
    NET {} {} {} {} {} {vehiclecount0[15]} {} {0.000} {0.000} {0.039} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.039} {} {0.133} {-0.100} {} {4} {(131.01, 176.68) (117.15, 176.12)} 
    NET {} {} {} {} {} {vehiclecount2[3]} {} {0.000} {0.000} {0.039} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.039} {} {0.133} {-0.100} {} {4} {(39.27, 166.60) (53.13, 166.04)} 
    NET {} {} {} {} {} {totalrevenue0[14]} {} {0.000} {0.000} {0.039} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.133}
    {} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.233} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.233} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.133} {0.000} {0.040} {} {0.133} {-0.100} {} {4} {(76.89, 11.48) (90.75, 12.04)} 
    NET {} {} {} {} {} {totalrevenue1[11]} {} {0.000} {0.000} {0.040} {0.005} {0.133} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.234} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.134} {0.000} {0.042} {} {0.134} {-0.100} {} {4} {(123.75, 16.52) (140.25, 14.84)} 
    NET {} {} {} {} {} {vehiclecount1[8]} {} {0.000} {0.000} {0.042} {0.005} {0.134} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.234} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.134} {0.000} {0.041} {} {0.134} {-0.100} {} {4} {(164.67, 166.60) (178.53, 166.04)} 
    NET {} {} {} {} {} {totalrevenue2[11]} {} {0.000} {0.000} {0.041} {0.005} {0.134} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.234} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.134} {0.000} {0.042} {} {0.134} {-0.100} {} {4} {(129.03, 172.76) (142.89, 173.32)} 
    NET {} {} {} {} {} {vehiclecount2[4]} {} {0.000} {0.000} {0.042} {0.005} {0.134} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.235} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.134} {0.000} {0.042} {} {0.134} {-0.100} {} {6} {(15.51, 11.48) (29.37, 12.04)} 
    NET {} {} {} {} {} {evasioncount[1]} {} {0.000} {0.000} {0.042} {0.005} {0.134} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.235} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.135} {0.000} {0.042} {} {0.135} {-0.100} {} {4} {(28.71, 162.68) (14.85, 163.24)} 
    NET {} {} {} {} {} {totalrevenue0[11]} {} {0.000} {0.000} {0.042} {0.005} {0.135} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.235} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.135} {0.000} {0.042} {} {0.135} {-0.100} {} {4} {(28.05, 132.44) (14.19, 133.00)} 
    NET {} {} {} {} {} {totalrevenue0[9]} {} {0.000} {0.000} {0.042} {0.005} {0.135} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.235} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.135} {0.000} {0.044} {} {0.135} {-0.100} {} {3} {(125.07, 151.48) (108.57, 153.16)} 
    NET {} {} {} {} {} {vehiclecount2[0]} {} {0.000} {0.000} {0.044} {0.006} {0.135} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[13]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.135}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.235} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[13]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.135} {0.000} {0.044} {} {0.135} {-0.100} {} {3} {(145.53, 147.56) (162.03, 145.88)} 
    NET {} {} {} {} {} {totalrevenue2[13]} {} {0.000} {0.000} {0.044} {0.006} {0.135} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.236} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.136} {0.000} {0.044} {} {0.136} {-0.100} {} {4} {(126.39, 11.48) (140.25, 12.04)} 
    NET {} {} {} {} {} {vehiclecount1[9]} {} {0.000} {0.000} {0.044} {0.006} {0.136} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.236} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.136} {0.000} {0.045} {} {0.136} {-0.100} {} {4} {(160.71, 172.76) (146.85, 173.32)} 
    NET {} {} {} {} {} {totalrevenue2[9]} {} {0.000} {0.000} {0.045} {0.006} {0.136} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.236} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.136} {0.000} {0.045} {} {0.136} {-0.100} {} {3} {(39.27, 31.64) (53.13, 32.20)} 
    NET {} {} {} {} {} {evasioncount[4]} {} {0.000} {0.000} {0.045} {0.006} {0.136} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.136}
    {} {Slack Time} {0.236}
  END_SLK_CLC
  SLK 0.236
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.236} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.136} {0.000} {0.045} {} {0.136} {-0.100} {} {4} {(162.69, 176.68) (176.55, 176.12)} 
    NET {} {} {} {} {} {totalrevenue2[10]} {} {0.000} {0.000} {0.045} {0.006} {0.136} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.046} {} {0.137} {-0.100} {} {4} {(164.01, 146.44) (177.87, 145.88)} 
    NET {} {} {} {} {} {totalrevenue2[14]} {} {0.000} {0.000} {0.046} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.046} {} {0.137} {-0.100} {} {3} {(164.01, 136.36) (177.87, 135.80)} 
    NET {} {} {} {} {} {totalrevenue2[15]} {} {0.000} {0.000} {0.046} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.046} {} {0.137} {-0.100} {} {4} {(113.85, 15.40) (99.99, 14.84)} 
    NET {} {} {} {} {} {totalrevenue1[12]} {} {0.000} {0.000} {0.046} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[13]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[13]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {4} {(158.73, 30.52) (175.23, 32.20)} 
    NET {} {} {} {} {} {vehiclecount1[13]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.046} {} {0.137} {-0.100} {} {4} {(162.03, 41.72) (175.89, 42.28)} 
    NET {} {} {} {} {} {vehiclecount1[14]} {} {0.000} {0.000} {0.046} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[13]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[13]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {4} {(84.15, 31.64) (98.01, 32.20)} 
    NET {} {} {} {} {} {totalrevenue1[13]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {4} {(123.09, 162.68) (109.23, 163.24)} 
    NET {} {} {} {} {} {vehiclecount2[1]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {5} {(78.87, 172.76) (92.73, 173.32)} 
    NET {} {} {} {} {} {totalrevenue2[5]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {4} {(72.93, 25.48) (86.79, 24.92)} 
    NET {} {} {} {} {} {totalrevenue1[10]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[15]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[15]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[15]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.047} {} {0.137} {-0.100} {} {3} {(163.35, 92.12) (177.21, 92.68)} 
    NET {} {} {} {} {} {vehiclecount2[15]} {} {0.000} {0.000} {0.047} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.137}
    {} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.237} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.137} {0.000} {0.048} {} {0.137} {-0.100} {} {5} {(55.77, 25.48) (69.63, 24.92)} 
    NET {} {} {} {} {} {evasioncount[6]} {} {0.000} {0.000} {0.048} {0.006} {0.137} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[11]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[11]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.138} {0.000} {0.049} {} {0.138} {-0.100} {} {4} {(160.71, 10.36) (177.21, 12.04)} 
    NET {} {} {} {} {} {vehiclecount1[11]} {} {0.000} {0.000} {0.049} {0.006} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.138} {0.000} {0.048} {} {0.138} {-0.100} {} {4} {(46.53, 11.48) (32.67, 12.04)} 
    NET {} {} {} {} {} {evasioncount[3]} {} {0.000} {0.000} {0.048} {0.006} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[6]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[6]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.138} {0.000} {0.050} {} {0.138} {-0.100} {} {4} {(134.31, 36.68) (117.81, 35.00)} 
    NET {} {} {} {} {} {vehiclecount1[6]} {} {0.000} {0.000} {0.050} {0.007} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.138} {0.000} {0.050} {} {0.138} {-0.100} {} {4} {(162.03, 157.64) (145.53, 155.96)} 
    NET {} {} {} {} {} {totalrevenue2[8]} {} {0.000} {0.000} {0.050} {0.007} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.138} {0.000} {0.049} {} {0.138} {-0.100} {} {4} {(164.01, 126.28) (177.87, 125.72)} 
    NET {} {} {} {} {} {vehiclecount2[9]} {} {0.000} {0.000} {0.049} {0.006} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.238} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.138} {0.000} {0.049} {} {0.138} {-0.100} {} {4} {(142.23, 31.64) (128.37, 32.20)} 
    NET {} {} {} {} {} {vehiclecount1[7]} {} {0.000} {0.000} {0.049} {0.006} {0.138} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.139} {0.000} {0.051} {} {0.139} {-0.100} {} {4} {(32.01, 141.40) (15.51, 143.08)} 
    NET {} {} {} {} {} {totalrevenue0[8]} {} {0.000} {0.000} {0.051} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.139} {0.000} {0.050} {} {0.139} {-0.100} {} {3} {(102.63, 35.56) (116.49, 35.00)} 
    NET {} {} {} {} {} {vehiclecount1[3]} {} {0.000} {0.000} {0.050} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.139} {0.000} {0.050} {} {0.139} {-0.100} {} {4} {(164.01, 102.20) (177.87, 102.76)} 
    NET {} {} {} {} {} {vehiclecount2[11]} {} {0.000} {0.000} {0.050} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.139} {0.000} {0.052} {} {0.139} {-0.100} {} {4} {(145.53, 121.24) (162.03, 122.92)} 
    NET {} {} {} {} {} {vehiclecount2[8]} {} {0.000} {0.000} {0.052} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.139} {0.000} {0.051} {} {0.139} {-0.100} {} {5} {(14.85, 102.20) (28.71, 102.76)} 
    NET {} {} {} {} {} {totalrevenue0[3]} {} {0.000} {0.000} {0.051} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.139}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.239} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.139} {0.000} {0.051} {} {0.139} {-0.100} {} {4} {(127.05, 162.68) (140.91, 163.24)} 
    NET {} {} {} {} {} {vehiclecount2[5]} {} {0.000} {0.000} {0.051} {0.007} {0.139} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[13]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.240}
  END_SLK_CLC
  SLK 0.240
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.240} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[13]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.140} {0.000} {0.053} {} {0.140} {-0.100} {} {4} {(145.53, 101.08) (162.03, 102.76)} 
    NET {} {} {} {} {} {vehiclecount2[13]} {} {0.000} {0.000} {0.053} {0.007} {0.140} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.240}
  END_SLK_CLC
  SLK 0.240
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.240} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.140} {0.000} {0.053} {} {0.140} {-0.100} {} {4} {(107.91, 31.64) (121.77, 32.20)} 
    NET {} {} {} {} {} {totalrevenue1[14]} {} {0.000} {0.000} {0.053} {0.007} {0.140} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[13]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[13]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[13]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.140} {0.000} {0.055} {} {0.140} {-0.100} {} {4} {(159.39, 77.00) (175.89, 75.32)} 
    NET {} {} {} {} {} {vehiclecount0[13]} {} {0.000} {0.000} {0.055} {0.007} {0.140} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.054} {} {0.141} {-0.100} {} {5} {(30.69, 65.80) (16.83, 65.24)} 
    NET {} {} {} {} {} {totalrevenue0[1]} {} {0.000} {0.000} {0.054} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[10]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[10]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[10]} {CK} {^} {Q} {v} {} {DFFRX1} {0.140} {0.000} {0.054} {} {0.140} {-0.100} {} {4} {(145.53, 45.64) (159.39, 45.08)} 
    NET {} {} {} {} {} {vehiclecount0[10]} {} {0.000} {0.000} {0.054} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.054} {} {0.141} {-0.100} {} {3} {(146.19, 85.96) (160.05, 85.40)} 
    NET {} {} {} {} {} {vehiclecount0[12]} {} {0.000} {0.000} {0.054} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.054} {} {0.141} {-0.100} {} {5} {(68.97, 162.68) (55.11, 163.24)} 
    NET {} {} {} {} {} {totalrevenue2[1]} {} {0.000} {0.000} {0.054} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.055} {} {0.141} {-0.100} {} {4} {(85.47, 35.56) (71.61, 35.00)} 
    NET {} {} {} {} {} {totalrevenue1[9]} {} {0.000} {0.000} {0.055} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[0]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[0]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.055} {} {0.141} {-0.100} {} {4} {(68.97, 172.76) (55.11, 173.32)} 
    NET {} {} {} {} {} {totalrevenue2[0]} {} {0.000} {0.000} {0.055} {0.007} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.141}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.241} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.141} {0.000} {0.055} {} {0.141} {-0.100} {} {4} {(163.35, 85.96) (177.21, 85.40)} 
    NET {} {} {} {} {} {vehiclecount0[14]} {} {0.000} {0.000} {0.055} {0.008} {0.141} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.242} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.142} {0.000} {0.057} {} {0.142} {-0.100} {} {3} {(103.95, 131.32) (120.45, 133.00)} 
    NET {} {} {} {} {} {vehiclecount0[0]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.242} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {-0.100} {} {4} {(124.41, 146.44) (138.27, 145.88)} 
    NET {} {} {} {} {} {vehiclecount2[6]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.242} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {-0.100} {} {3} {(139.59, 51.80) (125.73, 52.36)} 
    NET {} {} {} {} {} {vehiclecount1[5]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[4]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.242} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[4]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.142} {0.000} {0.058} {} {0.142} {-0.100} {} {3} {(121.11, 56.84) (137.61, 55.16)} 
    NET {} {} {} {} {} {vehiclecount1[4]} {} {0.000} {0.000} {0.058} {0.008} {0.142} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.243} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.143} {0.000} {0.059} {} {0.143} {-0.100} {} {5} {(78.87, 45.64) (65.01, 45.08)} 
    NET {} {} {} {} {} {totalrevenue1[2]} {} {0.000} {0.000} {0.059} {0.008} {0.143} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.243} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.243} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.143} {0.000} {0.059} {} {0.143} {-0.100} {} {4} {(162.69, 21.56) (176.55, 22.12)} 
    NET {} {} {} {} {} {vehiclecount1[12]} {} {0.000} {0.000} {0.059} {0.008} {0.143} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.145} {0.000} {0.062} {} {0.145} {-0.100} {} {4} {(127.05, 75.88) (140.91, 75.32)} 
    NET {} {} {} {} {} {vehiclecount0[7]} {} {0.000} {0.000} {0.062} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {evasioncount[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {evasioncount_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {evasioncount_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.145} {0.000} {0.064} {} {0.145} {-0.100} {} {4} {(31.35, 30.52) (14.85, 32.20)} 
    NET {} {} {} {} {} {evasioncount[0]} {} {0.000} {0.000} {0.064} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.145} {0.000} {0.063} {} {0.145} {-0.100} {} {5} {(84.15, 176.68) (98.01, 176.12)} 
    NET {} {} {} {} {} {totalrevenue2[6]} {} {0.000} {0.000} {0.063} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[14]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[14]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[14]} {CK} {^} {Q} {v} {} {DFFRX1} {0.145} {0.000} {0.063} {} {0.145} {-0.100} {} {4} {(146.85, 92.12) (160.71, 92.68)} 
    NET {} {} {} {} {} {vehiclecount2[14]} {} {0.000} {0.000} {0.063} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[0]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[0]} {CK} {^} {Q} {v} {} {DFFRX1} {0.145} {0.000} {0.063} {} {0.145} {-0.100} {} {4} {(46.53, 65.80) (32.67, 65.24)} 
    NET {} {} {} {} {} {totalrevenue0[0]} {} {0.000} {0.000} {0.063} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.145} {0.000} {0.063} {} {0.145} {-0.100} {} {5} {(14.85, 96.04) (28.71, 95.48)} 
    NET {} {} {} {} {} {totalrevenue0[2]} {} {0.000} {0.000} {0.063} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.145}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.245} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.145} {0.000} {0.065} {} {0.145} {-0.100} {} {4} {(93.39, 40.60) (76.89, 42.28)} 
    NET {} {} {} {} {} {totalrevenue1[8]} {} {0.000} {0.000} {0.065} {0.009} {0.145} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.146}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.246} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.246} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.146} {0.000} {0.064} {} {0.146} {-0.100} {} {4} {(145.53, 132.44) (159.39, 133.00)} 
    NET {} {} {} {} {} {vehiclecount2[7]} {} {0.000} {0.000} {0.064} {0.009} {0.146} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.247} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.065} {} {0.147} {-0.100} {} {5} {(15.51, 106.12) (29.37, 105.56)} 
    NET {} {} {} {} {} {totalrevenue0[4]} {} {0.000} {0.000} {0.065} {0.009} {0.147} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.247} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {-0.100} {} {5} {(122.43, 142.52) (108.57, 143.08)} 
    NET {} {} {} {} {} {totalrevenue2[7]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[11]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[11]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.247} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[11]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.066} {} {0.147} {-0.100} {} {4} {(145.53, 71.96) (159.39, 72.52)} 
    NET {} {} {} {} {} {vehiclecount0[11]} {} {0.000} {0.000} {0.066} {0.009} {0.147} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.247} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.067} {} {0.147} {-0.100} {} {5} {(67.65, 176.68) (81.51, 176.12)} 
    NET {} {} {} {} {} {totalrevenue2[2]} {} {0.000} {0.000} {0.067} {0.009} {0.147} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.147}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.247} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.247} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.147} {0.000} {0.067} {} {0.147} {-0.100} {} {4} {(100.65, 51.80) (114.51, 52.36)} 
    NET {} {} {} {} {} {vehiclecount1[2]} {} {0.000} {0.000} {0.067} {0.009} {0.147} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[0]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.248} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[0]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.147} {0.000} {0.069} {} {0.147} {-0.100} {} {2} {(105.93, 70.84) (122.43, 72.52)} 
    NET {} {} {} {} {} {vehiclecount1[0]} {} {0.000} {0.000} {0.069} {0.010} {0.148} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount2[12]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount2_reg[12]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.248} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount2_reg[12]} {CK} {^} {Q} {v} {} {DFFRX1} {0.148} {0.000} {0.068} {} {0.148} {-0.100} {} {4} {(145.53, 116.20) (159.39, 115.64)} 
    NET {} {} {} {} {} {vehiclecount2[12]} {} {0.000} {0.000} {0.068} {0.010} {0.148} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[6]} {Q} {DFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.248} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[6]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.148} {0.000} {0.071} {} {0.148} {-0.100} {} {5} {(26.73, 126.84) (14.19, 125.72)} 
    NET {} {} {} {} {} {totalrevenue0[6]} {} {0.000} {0.000} {0.071} {0.011} {0.148} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount1[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount1_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.248} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount1_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.148} {0.000} {0.069} {} {0.148} {-0.100} {} {4} {(100.65, 61.88) (114.51, 62.44)} 
    NET {} {} {} {} {} {vehiclecount1[1]} {} {0.000} {0.000} {0.069} {0.010} {0.148} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[9]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[9]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.249} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[9]} {CK} {^} {Q} {v} {} {DFFRX1} {0.148} {0.000} {0.070} {} {0.148} {-0.100} {} {4} {(145.53, 55.72) (159.39, 55.16)} 
    NET {} {} {} {} {} {vehiclecount0[9]} {} {0.000} {0.000} {0.070} {0.010} {0.148} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.249} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.149} {0.000} {0.070} {} {0.149} {-0.100} {} {5} {(68.97, 85.96) (55.11, 85.40)} 
    NET {} {} {} {} {} {totalrevenue1[4]} {} {0.000} {0.000} {0.070} {0.010} {0.149} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[2]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[2]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.149}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.249} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.149} {0.000} {0.071} {} {0.149} {-0.100} {} {4} {(137.61, 136.36) (123.75, 135.80)} 
    NET {} {} {} {} {} {vehiclecount0[2]} {} {0.000} {0.000} {0.071} {0.010} {0.149} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[0]} {CK}
  ENDPT {vehiclecount1_reg[0]} {SI} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.213}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.463}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {^} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {0.051} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {0.051} {} {} {} 
    INST {g18921} {A} {^} {Y} {v} {} {NOR2X1} {0.039} {0.000} {0.071} {} {0.339} {0.089} {} {3} {(52.47, 102.20) (53.13, 101.64)} 
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.010} {0.339} {0.089} {} {} {} 
    INST {g18896} {A} {v} {Y} {^} {} {INVX1} {0.067} {0.000} {0.106} {} {0.406} {0.157} {} {7} {(82.83, 92.12) (83.49, 91.56)} 
    NET {} {} {} {} {} {n_198} {} {0.000} {0.000} {0.106} {0.015} {0.407} {0.157} {} {} {} 
    INST {g18731} {A} {^} {Y} {v} {} {NOR2X1} {0.056} {0.000} {0.067} {} {0.463} {0.213} {} {3} {(101.31, 65.80) (101.97, 66.36)} 
    NET {} {} {} {} {} {n_248} {} {0.000} {0.000} {0.067} {0.007} {0.463} {0.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.249} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[6]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.252}
  END_SLK_CLC
  SLK 0.252
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.252} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.252} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[6]} {CK} {^} {Q} {v} {} {DFFRX1} {0.152} {0.000} {0.076} {} {0.152} {-0.100} {} {4} {(126.39, 85.96) (140.25, 85.40)} 
    NET {} {} {} {} {} {vehiclecount0[6]} {} {0.000} {0.000} {0.076} {0.011} {0.152} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.152}
    {} {Slack Time} {0.252}
  END_SLK_CLC
  SLK 0.252
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.252} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.252} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.152} {0.000} {0.077} {} {0.152} {-0.100} {} {4} {(105.93, 126.28) (119.79, 125.72)} 
    NET {} {} {} {} {} {vehiclecount0[1]} {} {0.000} {0.000} {0.077} {0.011} {0.152} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.253} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.153} {0.000} {0.078} {} {0.153} {-0.100} {} {5} {(80.85, 122.36) (94.71, 122.92)} 
    NET {} {} {} {} {} {totalrevenue2[3]} {} {0.000} {0.000} {0.078} {0.011} {0.153} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[1]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.253} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.153} {0.000} {0.079} {} {0.153} {-0.100} {} {5} {(68.97, 41.72) (55.11, 42.28)} 
    NET {} {} {} {} {} {totalrevenue1[1]} {} {0.000} {0.000} {0.079} {0.011} {0.153} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[0]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[0]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.153}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.253} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[0]} {CK} {^} {Q} {v} {} {DFFRX1} {0.153} {0.000} {0.079} {} {0.153} {-0.100} {} {4} {(68.97, 65.80) (55.11, 65.24)} 
    NET {} {} {} {} {} {totalrevenue1[0]} {} {0.000} {0.000} {0.079} {0.011} {0.153} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue2[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue2_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.154}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.254} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue2_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.154} {0.000} {0.080} {} {0.154} {-0.100} {} {5} {(74.25, 146.44) (88.11, 145.88)} 
    NET {} {} {} {} {} {totalrevenue2[4]} {} {0.000} {0.000} {0.080} {0.012} {0.154} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.255} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.155} {0.000} {0.082} {} {0.155} {-0.100} {} {4} {(125.07, 116.20) (138.93, 115.64)} 
    NET {} {} {} {} {} {vehiclecount0[3]} {} {0.000} {0.000} {0.082} {0.012} {0.155} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue0[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue0_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.255} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue0_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.155} {0.000} {0.082} {} {0.155} {-0.100} {} {5} {(68.97, 132.44) (55.11, 133.00)} 
    NET {} {} {} {} {} {totalrevenue0[7]} {} {0.000} {0.000} {0.082} {0.012} {0.155} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.155}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.255} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.155} {0.000} {0.083} {} {0.155} {-0.100} {} {4} {(128.37, 102.20) (142.23, 102.76)} 
    NET {} {} {} {} {} {vehiclecount0[5]} {} {0.000} {0.000} {0.083} {0.012} {0.155} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[4]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[4]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.256} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[4]} {CK} {^} {Q} {v} {} {DFFRX1} {0.155} {0.000} {0.083} {} {0.155} {-0.100} {} {4} {(129.03, 106.12) (142.89, 105.56)} 
    NET {} {} {} {} {} {vehiclecount0[4]} {} {0.000} {0.000} {0.083} {0.012} {0.156} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {vehiclecount0[8]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {vehiclecount0_reg[8]} {Q} {SDFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.256} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vehiclecount0_reg[8]} {CK} {^} {Q} {v} {} {SDFFRX1} {0.156} {0.000} {0.085} {} {0.156} {-0.100} {} {4} {(140.91, 60.76) (124.41, 62.44)} 
    NET {} {} {} {} {} {vehiclecount0[8]} {} {0.000} {0.000} {0.085} {0.012} {0.156} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[3]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[3]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.256} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.156} {0.000} {0.085} {} {0.156} {-0.100} {} {5} {(77.55, 55.72) (91.41, 55.16)} 
    NET {} {} {} {} {} {totalrevenue1[3]} {} {0.000} {0.000} {0.085} {0.012} {0.156} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[7]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[7]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {0.257}
  END_SLK_CLC
  SLK 0.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.257} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[7]} {CK} {^} {Q} {v} {} {DFFRX1} {0.157} {0.000} {0.087} {} {0.157} {-0.100} {} {5} {(117.15, 82.04) (103.29, 82.60)} 
    NET {} {} {} {} {} {totalrevenue1[7]} {} {0.000} {0.000} {0.087} {0.013} {0.157} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[5]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[5]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {0.263}
  END_SLK_CLC
  SLK 0.263
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.263} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.263} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[5]} {CK} {^} {Q} {v} {} {DFFRX1} {0.163} {0.000} {0.098} {} {0.163} {-0.100} {} {5} {(86.13, 85.96) (72.27, 85.40)} 
    NET {} {} {} {} {} {totalrevenue1[5]} {} {0.000} {0.000} {0.098} {0.015} {0.163} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {totalrevenue1[6]} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {totalrevenue1_reg[6]} {Q} {DFFRHQX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.172}
    {} {Slack Time} {0.272}
  END_SLK_CLC
  SLK 0.272
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.272} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.272} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {totalrevenue1_reg[6]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.171} {0.000} {0.118} {} {0.171} {-0.101} {} {5} {(105.93, 91.56) (118.47, 92.68)} 
    NET {} {} {} {} {} {totalrevenue1[6]} {} {0.000} {0.000} {0.118} {0.018} {0.172} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {gateclose} {} {^} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {state_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {0.277}
  END_SLK_CLC
  SLK 0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.277} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.277} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {-0.135} {} {8} {(45.21, 61.88) (31.35, 62.44)} 
    NET {} {} {} {} {} {state[1]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {-0.135} {} {} {} 
    INST {g18818} {A} {v} {Y} {^} {} {NAND3X1} {0.035} {0.000} {0.039} {} {0.177} {-0.100} {} {2} {(17.49, 55.16) (16.83, 54.60)} 
    NET {} {} {} {} {} {gateclose} {} {0.000} {0.000} {0.039} {0.004} {0.177} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  BEST
  CHECK_TYPE {Early External Delay Assertion}
  REF {} {}
  ENDPT {} {gateopen} {} {v} {leading} {clk} {clk(C)(P)(BEST)}
  BEGINPT {state_reg[1]} {Q} {DFFRX1} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {-0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.200} {0.291} {0.000} {-0.305} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.200} {0.291} {0.000} {-0.305} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[1]} {CK} {^} {Q} {v} {} {DFFRX1} {0.142} {0.000} {0.057} {} {0.142} {-0.163} {} {8} {(45.21, 61.88) (31.35, 62.44)} 
    NET {} {} {} {} {} {state[1]} {} {0.000} {0.000} {0.057} {0.008} {0.142} {-0.163} {} {} {} 
    INST {g18818} {A} {v} {Y} {^} {} {NAND3X1} {0.035} {0.000} {0.039} {} {0.177} {-0.128} {} {2} {(17.49, 55.16) (16.83, 54.60)} 
    NET {} {} {} {} {} {gateclose} {} {0.000} {0.000} {0.039} {0.004} {0.177} {-0.128} {} {} {} 
    INST {g18802} {A} {^} {Y} {v} {} {INVX1} {0.028} {0.000} {0.037} {} {0.205} {-0.100} {} {2} {(14.85, 45.64) (15.51, 46.20)} 
    NET {} {} {} {} {} {gateopen} {} {0.000} {0.000} {0.037} {0.005} {0.205} {-0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount1_reg[0]} {CK}
  ENDPT {vehiclecount1_reg[0]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {^} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.152}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.464}
    {} {Slack Time} {0.312}
  END_SLK_CLC
  SLK 0.312
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {^} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {-0.012} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {-0.012} {} {} {} 
    INST {g18921} {A} {^} {Y} {v} {} {NOR2X1} {0.039} {0.000} {0.071} {} {0.339} {0.027} {} {3} {(52.47, 102.20) (53.13, 101.64)} 
    NET {} {} {} {} {} {n_135} {} {0.000} {0.000} {0.071} {0.010} {0.339} {0.027} {} {} {} 
    INST {g18695} {A} {v} {Y} {^} {} {NAND2X1} {0.124} {0.000} {0.221} {} {0.463} {0.151} {} {12} {(70.95, 86.52) (70.95, 87.08)} 
    NET {} {} {} {} {} {n_487} {} {0.001} {0.000} {0.221} {0.032} {0.464} {0.152} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.312} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[9]} {CK}
  ENDPT {vehiclecount0_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.699}
    {} {Slack Time} {0.376}
  END_SLK_CLC
  SLK 0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.376} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.376} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.351} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.351} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.039} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.036} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.322} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.001} {0.000} {0.555} {0.172} {0.699} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.376} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[11]} {CK}
  ENDPT {vehiclecount0_reg[11]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.699}
    {} {Slack Time} {0.376}
  END_SLK_CLC
  SLK 0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.376} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.376} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.351} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.351} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.039} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.036} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.322} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.001} {0.000} {0.555} {0.172} {0.699} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.376} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[15]} {CK}
  ENDPT {vehiclecount1_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.700}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.377} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.377} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.352} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.352} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.040} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.321} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.002} {0.000} {0.555} {0.172} {0.700} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.377} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[13]} {CK}
  ENDPT {vehiclecount1_reg[13]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.377} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.377} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.352} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.352} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.040} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.321} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.002} {0.000} {0.555} {0.172} {0.701} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.377} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[14]} {CK}
  ENDPT {vehiclecount1_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.377} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.377} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.352} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.352} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.040} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.321} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.002} {0.000} {0.555} {0.172} {0.701} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.377} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[12]} {CK}
  ENDPT {vehiclecount1_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.377} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.377} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.353} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.353} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.040} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.321} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.003} {0.000} {0.555} {0.172} {0.701} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.377} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[11]} {CK}
  ENDPT {vehiclecount1_reg[11]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {0.377}
  END_SLK_CLC
  SLK 0.377
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.377} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.377} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.353} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.353} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.040} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.321} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.003} {0.000} {0.555} {0.172} {0.701} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.377} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[10]} {CK}
  ENDPT {vehiclecount0_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.701}
    {} {Slack Time} {0.378}
  END_SLK_CLC
  SLK 0.378
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.378} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.378} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.353} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.353} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.041} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.038} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.320} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.003} {0.000} {0.555} {0.172} {0.701} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.378} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.378} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[8]} {CK}
  ENDPT {vehiclecount0_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.704}
    {} {Slack Time} {0.380}
  END_SLK_CLC
  SLK 0.380
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.380} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.380} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.356} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.356} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.043} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.041} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.318} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.006} {0.000} {0.555} {0.172} {0.704} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.380} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[5]} {CK}
  ENDPT {vehiclecount1_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.705}
    {} {Slack Time} {0.381}
  END_SLK_CLC
  SLK 0.381
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.381} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.381} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.357} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.357} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.044} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.042} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.317} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.381} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.381} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[4]} {CK}
  ENDPT {vehiclecount1_reg[4]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.705}
    {} {Slack Time} {0.382}
  END_SLK_CLC
  SLK 0.382
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.382} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.382} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.357} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.357} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.044} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.042} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.316} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.382} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[6]} {CK}
  ENDPT {vehiclecount1_reg[6]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.706}
    {} {Slack Time} {0.383}
  END_SLK_CLC
  SLK 0.383
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.383} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.383} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.358} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.358} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.046} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.043} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.315} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.008} {0.000} {0.555} {0.172} {0.706} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.383} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.383} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[7]} {CK}
  ENDPT {vehiclecount1_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.706}
    {} {Slack Time} {0.383}
  END_SLK_CLC
  SLK 0.383
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.383} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.383} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.358} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.358} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.046} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.044} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.315} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.008} {0.000} {0.555} {0.172} {0.706} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.383} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.383} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[12]} {CK}
  ENDPT {totalrevenue1_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.709}
    {} {Slack Time} {0.385}
  END_SLK_CLC
  SLK 0.385
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.385} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.385} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.048} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.046} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.313} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.011} {0.000} {0.555} {0.172} {0.709} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.385} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.385} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[15]} {CK}
  ENDPT {totalrevenue1_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.709}
    {} {Slack Time} {0.386}
  END_SLK_CLC
  SLK 0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.386} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.386} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.048} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.046} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.312} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.011} {0.000} {0.555} {0.172} {0.709} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.386} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[8]} {CK}
  ENDPT {vehiclecount1_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.709}
    {} {Slack Time} {0.386}
  END_SLK_CLC
  SLK 0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.386} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.386} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.048} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.046} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.312} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.011} {0.000} {0.555} {0.172} {0.709} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.386} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[9]} {CK}
  ENDPT {vehiclecount1_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.709}
    {} {Slack Time} {0.386}
  END_SLK_CLC
  SLK 0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.386} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.386} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.048} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.046} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.312} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.011} {0.000} {0.555} {0.172} {0.709} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.386} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[10]} {CK}
  ENDPT {vehiclecount1_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.709}
    {} {Slack Time} {0.386}
  END_SLK_CLC
  SLK 0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.386} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.386} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.048} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.046} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.312} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.011} {0.000} {0.555} {0.172} {0.709} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.386} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[14]} {CK}
  ENDPT {totalrevenue1_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.710}
    {} {Slack Time} {0.386}
  END_SLK_CLC
  SLK 0.386
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.386} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.386} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.361} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.361} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.049} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.047} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.312} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.012} {0.000} {0.555} {0.172} {0.710} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.386} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[3]} {CK}
  ENDPT {vehiclecount1_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.710}
    {} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.387} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.387} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.362} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.362} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.050} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.048} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.311} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.012} {0.000} {0.555} {0.172} {0.710} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.387} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.387} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[1]} {CK}
  ENDPT {vehiclecount1_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.711}
    {} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.387} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.387} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.362} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.362} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.050} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.048} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.311} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.012} {0.000} {0.555} {0.172} {0.711} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.387} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.387} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[2]} {CK}
  ENDPT {vehiclecount1_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.711}
    {} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.387} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.387} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.362} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.362} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.050} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.048} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.311} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.012} {0.000} {0.555} {0.172} {0.711} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.387} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.387} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[11]} {CK}
  ENDPT {totalrevenue1_reg[11]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.712}
    {} {Slack Time} {0.388}
  END_SLK_CLC
  SLK 0.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.388} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.388} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.364} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.364} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.051} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.049} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.310} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.014} {0.000} {0.556} {0.172} {0.712} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.388} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[7]} {CK}
  ENDPT {evasioncount_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.712}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.364} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.364} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.051} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.049} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.014} {0.000} {0.556} {0.172} {0.712} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[6]} {CK}
  ENDPT {evasioncount_reg[6]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.712}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.364} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.364} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.051} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.049} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.014} {0.000} {0.556} {0.172} {0.712} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[10]} {CK}
  ENDPT {totalrevenue1_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.712}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.364} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.364} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.051} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.049} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.014} {0.000} {0.556} {0.172} {0.712} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[13]} {CK}
  ENDPT {totalrevenue1_reg[13]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.712}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.364} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.364} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.051} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.049} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.014} {0.000} {0.556} {0.172} {0.712} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[8]} {CK}
  ENDPT {totalrevenue1_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.713}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.365} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.365} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.052} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.050} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.015} {0.000} {0.556} {0.172} {0.713} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[9]} {CK}
  ENDPT {totalrevenue1_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.713}
    {} {Slack Time} {0.389}
  END_SLK_CLC
  SLK 0.389
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.389} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.389} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.365} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.365} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.052} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.050} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.309} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.015} {0.000} {0.556} {0.172} {0.713} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.389} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[1]} {CK}
  ENDPT {totalrevenue1_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.714}
    {} {Slack Time} {0.391}
  END_SLK_CLC
  SLK 0.391
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.391} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.391} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.366} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.366} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.053} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.051} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.307} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.016} {0.000} {0.556} {0.172} {0.714} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.391} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.391} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[2]} {CK}
  ENDPT {totalrevenue1_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.715}
    {} {Slack Time} {0.391}
  END_SLK_CLC
  SLK 0.391
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.391} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.391} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.367} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.367} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.054} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.052} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.307} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.017} {0.000} {0.556} {0.172} {0.715} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.391} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.391} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[3]} {CK}
  ENDPT {totalrevenue1_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.715}
    {} {Slack Time} {0.392}
  END_SLK_CLC
  SLK 0.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.392} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.392} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.367} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.367} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.054} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.052} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.306} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.017} {0.000} {0.556} {0.172} {0.715} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.392} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[1]} {CK}
  ENDPT {tollrates1_reg[1]} {RN} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.126}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.718}
    {} {Slack Time} {0.392}
  END_SLK_CLC
  SLK 0.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.392} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.392} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.367} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.367} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.054} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.052} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.306} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.020} {0.000} {0.556} {0.172} {0.718} {0.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.392} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[2]} {CK}
  ENDPT {tollrates0_reg[2]} {RN} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.126}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.718}
    {} {Slack Time} {0.392}
  END_SLK_CLC
  SLK 0.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.392} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.392} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.367} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.367} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.055} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.053} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.306} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.020} {0.000} {0.556} {0.172} {0.718} {0.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.392} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[0]} {CK}
  ENDPT {totalrevenue1_reg[0]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.717}
    {} {Slack Time} {0.393}
  END_SLK_CLC
  SLK 0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.393} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.393} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.369} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.369} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.056} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.054} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.305} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.019} {0.000} {0.556} {0.172} {0.717} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.393} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[0]} {CK}
  ENDPT {tollrates1_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.717}
    {} {Slack Time} {0.394}
  END_SLK_CLC
  SLK 0.394
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.394} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.394} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.369} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.369} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.056} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.054} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.304} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.019} {0.000} {0.556} {0.172} {0.717} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.394} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[0]} {CK}
  ENDPT {tollrates0_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.718}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.395} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.395} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.370} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.370} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.055} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.303} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.020} {0.000} {0.556} {0.172} {0.718} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.395} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[3]} {CK}
  ENDPT {tollrates0_reg[3]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.718}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.395} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.395} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.370} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.370} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.055} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.303} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.020} {0.000} {0.556} {0.172} {0.718} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.395} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[0]} {CK}
  ENDPT {totalrevenue0_reg[0]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.395} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.395} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.303} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.395} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[1]} {CK}
  ENDPT {totalrevenue0_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.395} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.395} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.303} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.395} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[2]} {CK}
  ENDPT {totalrevenue0_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.395} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.395} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.303} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.395} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.395} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {state_reg[1]} {CK}
  ENDPT {state_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {state_reg[0]} {CK}
  ENDPT {state_reg[0]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {state_reg[2]} {CK}
  ENDPT {state_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[4]} {CK}
  ENDPT {evasioncount_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.058} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[3]} {CK}
  ENDPT {evasioncount_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[5]} {CK}
  ENDPT {evasioncount_reg[5]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[0]} {CK}
  ENDPT {evasioncount_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {state_reg[3]} {CK}
  ENDPT {state_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.056} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[2]} {CK}
  ENDPT {evasioncount_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.720}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.057} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.720} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {evasioncount_reg[1]} {CK}
  ENDPT {evasioncount_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.720}
    {} {Slack Time} {0.396}
  END_SLK_CLC
  SLK 0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.396} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.396} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.371} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.371} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.059} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.057} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.302} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.720} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.396} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount2_reg[0]} {CK}
  ENDPT {vehiclecount2_reg[0]} {D} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.049}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.151}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.568}
    {} {Slack Time} {0.418}
  END_SLK_CLC
  SLK 0.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {v} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {-0.118} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {-0.118} {} {} {} 
    INST {g18887} {A} {v} {Y} {^} {} {NAND2X1} {0.068} {0.000} {0.133} {} {0.368} {-0.050} {} {7} {(55.77, 106.68) (55.77, 107.24)} 
    NET {} {} {} {} {} {n_210} {} {0.000} {0.000} {0.133} {0.020} {0.368} {-0.049} {} {} {} 
    INST {g18697} {A} {^} {Y} {v} {} {NOR2X1} {0.067} {0.000} {0.066} {} {0.436} {0.018} {} {2} {(60.39, 112.28) (61.05, 111.72)} 
    NET {} {} {} {} {} {n_260} {} {0.000} {0.000} {0.066} {0.009} {0.436} {0.018} {} {} {} 
    INST {g18691} {A} {v} {Y} {^} {} {INVX1} {0.131} {0.000} {0.238} {} {0.567} {0.149} {} {16} {(70.95, 142.52) (71.61, 141.96)} 
    NET {} {} {} {} {} {n_519} {} {0.002} {0.000} {0.238} {0.036} {0.568} {0.151} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.418} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.418} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  BEST
  CHECK_TYPE {Hold Check}
  REF {vehiclecount0_reg[0]} {CK}
  ENDPT {vehiclecount0_reg[0]} {D} {SDFFRX1} {v} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {vehicle_class[1]} {} {v} {leading} {clk} {clk(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.010}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.632}
    {} {Slack Time} {0.442}
  END_SLK_CLC
  SLK 0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.300}
    {=} {Beginpoint Arrival Time} {0.300}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {vehicle_class[1]} {v} {} {} {vehicle_class[1]} {} {} {} {0.004} {0.012} {0.300} {-0.142} {} {3} {(0.00, 107.24) } 
    NET {} {} {} {} {} {vehicle_class[1]} {} {0.000} {0.000} {0.004} {0.012} {0.300} {-0.142} {} {} {} 
    INST {g18922} {B} {v} {Y} {^} {} {NOR2X1} {0.024} {0.000} {0.044} {} {0.324} {-0.118} {} {2} {(45.87, 101.64) (47.19, 101.64)} 
    NET {} {} {} {} {} {n_90} {} {0.000} {0.000} {0.044} {0.003} {0.324} {-0.118} {} {} {} 
    INST {g18897} {A} {^} {Y} {v} {} {INVX1} {0.071} {0.000} {0.120} {} {0.394} {-0.048} {} {8} {(47.19, 106.12) (46.53, 106.68)} 
    NET {} {} {} {} {} {n_209} {} {0.000} {0.000} {0.120} {0.019} {0.394} {-0.048} {} {} {} 
    INST {g18696} {A} {v} {Y} {^} {} {NOR2X1} {0.060} {0.000} {0.074} {} {0.454} {0.012} {} {2} {(49.17, 102.20) (48.51, 101.64)} 
    NET {} {} {} {} {} {n_259} {} {0.000} {0.000} {0.074} {0.005} {0.454} {0.012} {} {} {} 
    INST {g18690} {A} {^} {Y} {v} {} {INVX1} {0.175} {0.000} {0.324} {} {0.630} {0.188} {} {16} {(31.35, 106.12) (30.69, 106.68)} 
    NET {} {} {} {} {} {n_507} {} {0.003} {0.000} {0.324} {0.051} {0.632} {0.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.442} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.442} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[2]} {CK}
  ENDPT {tollrates1_reg[2]} {SN} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.716}
    {} {Slack Time} {0.524}
  END_SLK_CLC
  SLK 0.524
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.524} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.524} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.500} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.500} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.187} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.185} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.174} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.018} {0.000} {0.556} {0.172} {0.716} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.524} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.524} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[1]} {CK}
  ENDPT {tollrates0_reg[1]} {SN} {SDFFSX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.719}
    {} {Slack Time} {0.527}
  END_SLK_CLC
  SLK 0.527
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.527} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.527} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.503} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.503} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.190} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.188} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {0.171} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.021} {0.000} {0.556} {0.172} {0.719} {0.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.527} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[6]} {CK}
  ENDPT {totalrevenue1_reg[6]} {RN} {DFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.126}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {0.706}
  END_SLK_CLC
  SLK 0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.706} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.706} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.681} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.681} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.369} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.367} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.008} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.001} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.322} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.005} {0.000} {0.503} {0.155} {1.032} {0.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.706} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.706} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[7]} {CK}
  ENDPT {vehiclecount0_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.030}
    {} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.710} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.710} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.685} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.685} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.373} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.371} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.012} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.005} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.318} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.002} {0.000} {0.503} {0.155} {1.030} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.710} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.710} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[6]} {CK}
  ENDPT {vehiclecount0_reg[6]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.030}
    {} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.710} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.710} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.685} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.685} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.373} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.371} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.012} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.005} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.318} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.002} {0.000} {0.503} {0.155} {1.030} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.710} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.710} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[5]} {CK}
  ENDPT {vehiclecount0_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.030}
    {} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.710} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.710} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.685} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.685} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.373} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.371} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.012} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.005} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.318} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.002} {0.000} {0.503} {0.155} {1.030} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.710} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.710} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[4]} {CK}
  ENDPT {vehiclecount0_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.030}
    {} {Slack Time} {0.710}
  END_SLK_CLC
  SLK 0.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.710} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.710} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.685} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.685} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.373} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.371} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.012} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.005} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.318} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.002} {0.000} {0.503} {0.155} {1.030} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.710} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.710} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[3]} {CK}
  ENDPT {tollrates1_reg[3]} {RN} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.034}
    {} {Slack Time} {0.711}
  END_SLK_CLC
  SLK 0.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.711} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.711} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.687} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.687} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.374} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.372} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.013} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.006} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.316} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.006} {0.000} {0.504} {0.155} {1.034} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.711} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.711} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount1_reg[0]} {CK}
  ENDPT {vehiclecount1_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.031}
    {} {Slack Time} {0.711}
  END_SLK_CLC
  SLK 0.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.711} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.711} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.687} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.687} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.374} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.372} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.013} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.006} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.316} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.003} {0.000} {0.503} {0.155} {1.031} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.711} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.711} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[7]} {CK}
  ENDPT {totalrevenue1_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.032}
    {} {Slack Time} {0.712}
  END_SLK_CLC
  SLK 0.712
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.712} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.712} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.688} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.688} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.375} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.373} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.014} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.007} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.315} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.005} {0.000} {0.503} {0.155} {1.032} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.712} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.712} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[5]} {CK}
  ENDPT {totalrevenue1_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {0.716}
  END_SLK_CLC
  SLK 0.716
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.716} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.716} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.691} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.691} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.379} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.377} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.018} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.011} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.312} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.008} {0.000} {0.504} {0.155} {1.036} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.716} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue1_reg[4]} {CK}
  ENDPT {totalrevenue1_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {0.716}
  END_SLK_CLC
  SLK 0.716
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.716} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.716} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.692} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.692} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.379} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.377} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.018} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.011} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.311} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.008} {0.000} {0.504} {0.155} {1.036} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.716} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[7]} {CK}
  ENDPT {tollrates1_reg[7]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.036}
    {} {Slack Time} {0.716}
  END_SLK_CLC
  SLK 0.716
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.716} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.716} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.692} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.692} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.379} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.377} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.018} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.011} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.311} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.009} {0.000} {0.504} {0.155} {1.036} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.716} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[6]} {CK}
  ENDPT {totalrevenue0_reg[6]} {RN} {DFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.126}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.326}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.717}
  END_SLK_CLC
  SLK 0.717
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.717} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.717} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.692} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.692} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.380} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.377} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.019} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.012} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.311} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.717} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.717} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[6]} {CK}
  ENDPT {tollrates0_reg[6]} {RN} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.042}
    {} {Slack Time} {0.719}
  END_SLK_CLC
  SLK 0.719
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.719} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.719} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.694} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.694} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.381} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.379} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.021} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.014} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.309} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.014} {0.000} {0.504} {0.155} {1.042} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.719} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.719} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates1_reg[4]} {CK}
  ENDPT {tollrates1_reg[4]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.039}
    {} {Slack Time} {0.719}
  END_SLK_CLC
  SLK 0.719
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.719} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.719} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.694} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.694} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.382} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.379} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.021} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.014} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.309} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.011} {0.000} {0.504} {0.155} {1.039} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.719} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.719} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates2_reg[3]} {CK}
  ENDPT {tollrates2_reg[3]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.040}
    {} {Slack Time} {0.720}
  END_SLK_CLC
  SLK 0.720
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.720} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.720} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.695} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.695} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.382} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.380} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.022} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.015} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.308} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.012} {0.000} {0.504} {0.155} {1.040} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.720} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.720} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[3]} {CK}
  ENDPT {totalrevenue2_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.040}
    {} {Slack Time} {0.720}
  END_SLK_CLC
  SLK 0.720
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.720} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.720} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.695} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.695} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.383} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.380} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.022} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.015} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.308} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.012} {0.000} {0.504} {0.155} {1.040} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.720} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.720} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates2_reg[6]} {CK}
  ENDPT {tollrates2_reg[6]} {RN} {SDFFRHQX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.323}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.721}
  END_SLK_CLC
  SLK 0.721
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.721} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.721} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.696} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.696} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.384} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.381} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.023} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.016} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.307} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.323} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.721} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.721} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates0_reg[7]} {CK}
  ENDPT {tollrates0_reg[7]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.041}
    {} {Slack Time} {0.721}
  END_SLK_CLC
  SLK 0.721
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.721} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.721} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.697} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.697} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.384} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.382} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.023} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.016} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.306} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.014} {0.000} {0.504} {0.155} {1.041} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.721} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.721} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[7]} {CK}
  ENDPT {totalrevenue0_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.042}
    {} {Slack Time} {0.722}
  END_SLK_CLC
  SLK 0.722
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.722} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.722} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.697} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.697} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.384} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.382} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.024} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.017} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.306} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.014} {0.000} {0.504} {0.155} {1.042} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.722} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.722} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates2_reg[0]} {CK}
  ENDPT {tollrates2_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.385} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.383} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[5]} {CK}
  ENDPT {totalrevenue0_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.383} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[3]} {CK}
  ENDPT {totalrevenue0_reg[3]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.383} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[4]} {CK}
  ENDPT {totalrevenue0_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.383} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[9]} {CK}
  ENDPT {totalrevenue0_reg[9]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[4]} {CK}
  ENDPT {totalrevenue2_reg[4]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[8]} {CK}
  ENDPT {totalrevenue0_reg[8]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.698} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.698} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.305} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[10]} {CK}
  ENDPT {totalrevenue0_reg[10]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[12]} {CK}
  ENDPT {totalrevenue0_reg[12]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[11]} {CK}
  ENDPT {totalrevenue0_reg[11]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.015} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[13]} {CK}
  ENDPT {totalrevenue0_reg[13]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[14]} {CK}
  ENDPT {totalrevenue0_reg[14]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue0_reg[15]} {CK}
  ENDPT {totalrevenue0_reg[15]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.043}
    {} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.723} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.723} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.025} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.018} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.043} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.723} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.723} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {tollrates2_reg[5]} {CK}
  ENDPT {tollrates2_reg[5]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.386} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[5]} {CK}
  ENDPT {totalrevenue2_reg[5]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[7]} {CK}
  ENDPT {totalrevenue2_reg[7]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[1]} {CK}
  ENDPT {vehiclecount0_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {vehiclecount0_reg[0]} {CK}
  ENDPT {vehiclecount0_reg[0]} {RN} {SDFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[2]} {CK}
  ENDPT {totalrevenue2_reg[2]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[6]} {CK}
  ENDPT {totalrevenue2_reg[6]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.384} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[1]} {CK}
  ENDPT {totalrevenue2_reg[1]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.385} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  BEST
  CHECK_TYPE {Removal Check}
  REF {totalrevenue2_reg[0]} {CK}
  ENDPT {totalrevenue2_reg[0]} {RN} {DFFRX1} {^} {leading} {clk} {clk(C)(P)(BEST)*}
  BEGINPT {} {reset} {} {v} {leading} {@} {@(D)(P)(BEST)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.200}
    {=} {Required Time} {0.320}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.724}
  END_SLK_CLC
  SLK 0.724
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {v} {} {} {reset} {} {} {} {0.004} {0.003} {0.000} {-0.724} {} {1} {(191.40, 51.80) } 
    NET {} {} {} {} {} {reset} {} {0.000} {0.000} {0.004} {0.003} {0.000} {-0.724} {} {} {} 
    INST {FE_PHC150_reset} {A} {v} {Y} {v} {} {CLKBUFX2} {0.025} {0.000} {0.011} {} {0.025} {-0.699} {} {1} {(176.55, 51.80) (178.53, 52.36)} 
    NET {} {} {} {} {} {FE_PHN150_reset} {} {0.000} {0.000} {0.011} {0.001} {0.025} {-0.699} {} {} {} 
    INST {g19060} {A} {v} {Y} {^} {} {INVX1} {0.313} {0.000} {0.661} {} {0.337} {-0.387} {} {31} {(175.89, 51.80) (175.23, 51.24)} 
    NET {} {} {} {} {} {n_593} {} {0.002} {0.000} {0.661} {0.100} {0.340} {-0.385} {} {} {} 
    INST {FE_OFC1_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.359} {0.000} {0.555} {} {0.698} {-0.026} {} {54} {(145.53, 51.80) (147.51, 51.80)} 
    NET {} {} {} {} {} {FE_OFN1_n_593} {} {0.007} {0.000} {0.555} {0.172} {0.705} {-0.019} {} {} {} 
    INST {FE_OFC2_n_593} {A} {^} {Y} {^} {} {BUFX2} {0.323} {0.000} {0.504} {} {1.028} {0.304} {} {49} {(127.05, 71.96) (125.07, 71.96)} 
    NET {} {} {} {} {} {FE_OFN2_n_593} {} {0.016} {0.000} {0.504} {0.155} {1.044} {0.320} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.250} {0.291} {0.000} {0.724} {} {132} {(95.37, 188.16) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.250} {0.291} {0.000} {0.724} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448

