{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09937,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09978,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000634816,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000883999,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000314503,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000883999,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.394,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 7.98,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 40.698,
	"finish__design__instance__count__class:multi_input_combinational_cell": 25,
	"finish__design__instance__area__class:multi_input_combinational_cell": 36.708,
	"finish__design__instance__count": 50,
	"finish__design__instance__area": 92.568,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.619248,
	"finish__clock__skew__setup": 0.000462932,
	"finish__clock__skew__hold": 0.000462932,
	"finish__timing__drv__max_slew_limit": 0.872867,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.876357,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000101016,
	"finish__power__switching__total": 2.57054e-05,
	"finish__power__leakage__total": 1.7768e-06,
	"finish__power__total": 0.000128498,
	"finish__design__io": 13,
	"finish__design__die__area": 1765.26,
	"finish__design__core__area": 1556.63,
	"finish__design__instance__count": 106,
	"finish__design__instance__area": 107.464,
	"finish__design__instance__count__stdcell": 106,
	"finish__design__instance__area__stdcell": 107.464,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0690362,
	"finish__design__instance__utilization__stdcell": 0.0690362,
	"finish__design__rows": 28,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 28,
	"finish__design__sites": 5852,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5852,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}