
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.821561                       # Number of seconds simulated
sim_ticks                                821560716000                       # Number of ticks simulated
final_tick                               1321613220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193953                       # Simulator instruction rate (inst/s)
host_op_rate                                   193953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53114731                       # Simulator tick rate (ticks/s)
host_mem_usage                                2335388                       # Number of bytes of host memory used
host_seconds                                 15467.66                       # Real time elapsed on the host
sim_insts                                  3000000004                       # Number of instructions simulated
sim_ops                                    3000000004                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        73856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1042611840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1042685696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        73856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    330052352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330052352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     16290810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16291964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5157068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5157068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        89897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1269062432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1269152329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        89897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            89897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       401738235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            401738235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       401738235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        89897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1269062432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1670890564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16291964                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    5157068                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  16291964                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  5157068                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1042685696                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               330052352                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1042685696                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            330052352                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    547                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1038555                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1036923                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1029365                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1024642                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1016927                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1008067                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1003333                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1002990                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1000448                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1002159                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1007317                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1017088                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1019705                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1026299                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1025953                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1031646                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              326580                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              325202                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              323698                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              325180                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              324557                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              321394                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              320466                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              321110                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              319292                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              319952                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             319074                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             322948                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             320689                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             322601                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             320462                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             323863                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  821560283500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              16291964                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              5157068                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 7062298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4960362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3153532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1115186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  189517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  223461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  224199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  224221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  224221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  224221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  224221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5255840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.173820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.242665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   561.087002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      3551826     67.58%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       359275      6.84%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       154272      2.94%     77.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       110343      2.10%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        91737      1.75%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        81012      1.54%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        72261      1.37%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        71374      1.36%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        53882      1.03%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        54307      1.03%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        72845      1.39%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        67342      1.28%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        38715      0.74%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        27388      0.52%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        75344      1.43%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025       149962      2.85%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         8854      0.17%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         9389      0.18%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        11501      0.22%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        18343      0.35%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        26149      0.50%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        33673      0.64%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        28724      0.55%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        14147      0.27%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         8791      0.17%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4680      0.09%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         2544      0.05%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         1686      0.03%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1425      0.03%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1256      0.02%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         4541      0.09%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         2095      0.04%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1099      0.02%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1137      0.02%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1199      0.02%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1151      0.02%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1098      0.02%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1000      0.02%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1111      0.02%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         2259      0.04%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         2196      0.04%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          918      0.02%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          931      0.02%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817         1041      0.02%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         1183      0.02%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         1256      0.02%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1297      0.02%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         1077      0.02%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          762      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          700      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          586      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          495      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          432      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          407      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          393      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          308      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          302      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          307      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          304      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          325      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          303      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          289      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          417      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          431      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          321      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          240      0.00%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          219      0.00%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          242      0.00%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          227      0.00%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          176      0.00%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          191      0.00%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          295      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          270      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          216      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          221      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          197      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          194      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          194      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          336      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          182      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          214      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          365      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          187      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          170      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          172      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          148      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          164      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          167      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          160      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          163      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          161      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          168      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          170      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          516      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          492      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          174      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          139      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          112      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          118      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          120      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          108      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          102      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          107      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          120      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          137      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          149      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          135      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          152      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          140      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          476      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          222      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          137      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          109      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          105      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           92      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           78      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           90      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           77      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           81      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           94      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          101      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          102      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           91      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           95      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          109      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           83      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           82      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         8228      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8385            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8513            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8641            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8704-8705            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8769            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8897            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8960-8961            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9088-9089            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9152-9153            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9216-9217            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9472-9473            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9536-9537            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9664-9665            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5255840                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 236254249750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            652700618500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                81457085000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              334989283750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14501.76                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  20562.32                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                40064.08                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1269.15                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       401.74                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1269.15                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               401.74                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        13.05                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.79                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.55                       # Average write queue length over time
system.mem_ctrls.readRowHits                 12073157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4119480                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38302.91                       # Average gap between requests
system.membus.throughput                   1670890564                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            12283293                       # Transaction distribution
system.membus.trans_dist::ReadResp           12283293                       # Transaction distribution
system.membus.trans_dist::Writeback           5157068                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4008671                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4008671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37740996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37740996                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1372738048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1372738048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1372738048                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         31352788000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        77190734000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        70417153                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     70047050                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       507747                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     69789228                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        69487924                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.568266                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            1329                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           80                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            693024433                       # DTB read hits
system.switch_cpus.dtb.read_misses            1115982                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        694140415                       # DTB read accesses
system.switch_cpus.dtb.write_hits           107409330                       # DTB write hits
system.switch_cpus.dtb.write_misses            158171                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       107567501                       # DTB write accesses
system.switch_cpus.dtb.data_hits            800433763                       # DTB hits
system.switch_cpus.dtb.data_misses            1274153                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        801707916                       # DTB accesses
system.switch_cpus.itb.fetch_hits           214726790                       # ITB hits
system.switch_cpus.itb.fetch_misses               125                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       214726915                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles               1643147864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    224393108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2438218344                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            70417153                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     69489253                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             352320089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        47463492                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      729034687                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2372                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         214726790                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5075517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1337425071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.823069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.226340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        985104982     73.66%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12033611      0.90%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13677269      1.02%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8080957      0.60%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         31505906      2.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8042849      0.60%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9816913      0.73%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3852695      0.29%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        265309889     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1337425071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.042855                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.483870                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        299926133                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     663917836                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         282298467                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      59608586                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       31674048                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       364170                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           607                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2368909752                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          2153                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       31674048                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        335177386                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       472535032                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        54533                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         300215320                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     197768751                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2297786207                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       4225653                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       13391197                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     164753772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2102998876                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3609841043                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2353183495                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1256657548                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1834106825                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        268892001                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1087                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          875                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         492187900                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    715943562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    120627961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13576691                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11692529                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2197320065                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2117330833                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7866317                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    197309106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    217624098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          316                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1337425071                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.583140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.778910                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    576058054     43.07%     43.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    181021582     13.54%     56.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    190626716     14.25%     70.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    157470927     11.77%     82.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    128466292      9.61%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     65683578      4.91%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     27053919      2.02%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10315558      0.77%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       728445      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1337425071                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7519      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        4849688      6.27%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        758363      0.98%      7.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     37153551     48.01%     55.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      15612126     20.17%     75.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt      8097708     10.46%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10556169     13.64%     99.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        351554      0.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     773312600     36.52%     36.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    210699914      9.95%     46.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    152816796      7.22%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            8      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        21706      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    146347962      6.91%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14806578      0.70%     61.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1598154      0.08%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    710111881     33.54%     94.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    107615232      5.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2117330833                       # Type of FU issued
system.switch_cpus.iq.rate                   1.288582                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            77386678                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036549                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4229100393                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1540547182                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1402898093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1428239334                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    854085986                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    635186280                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1448987320                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       745730189                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9724756                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     77468149                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4942                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2487                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     13663273                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     46979451                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       31674048                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       300597692                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9799088                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2198116331                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5054335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     715943562                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    120627961                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          868                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3219928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1148075                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2487                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       510883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         6290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       517173                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2087747208                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     694140425                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     29583620                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                794701                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            801707929                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         60717417                       # Number of branches executed
system.switch_cpus.iew.exec_stores          107567504                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.270578                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2039654707                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2038084373                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1402246441                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1605889145                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.240354                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.873190                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    192749015                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       507155                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1305751023                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.532244                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.770783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    879480667     67.35%     67.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    112200907      8.59%     75.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     32767108      2.51%     78.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37795956      2.89%     81.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26368696      2.02%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23178326      1.78%     85.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21750754      1.67%     86.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     19933563      1.53%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    152275046     11.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1305751023                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000729238                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000729238                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              745440075                       # Number of memory references committed
system.switch_cpus.commit.loads             638475390                       # Number of loads committed
system.switch_cpus.commit.membars                 624                       # Number of memory barriers committed
system.switch_cpus.commit.branches           58929454                       # Number of branches committed
system.switch_cpus.commit.fp_insts          630739835                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1689204963                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          970                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     152275046                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3343285396                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4418636220                       # The number of ROB writes
system.switch_cpus.timesIdled                 4381820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               305722793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.821574                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.821574                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.217176                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.217176                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2555873494                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1313510017                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         702508593                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        556747070                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            1435                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1249                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               297                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               297                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.009064                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.009064                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1390457937                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  253780906                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         4110364.345530                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         780087.862052                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          4890452.207582                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 213                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 214                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 6527971.535211                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1185892.084112                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.845654                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.154346                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1690.195301                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        63261                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        63558                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      6916323                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      6948794                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  16286057                       # number of replacements
system.l2.tags.tagsinuse                 32208.720641                       # Cycle average of tags in use
system.l2.tags.total_refs                     9134703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16318331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.559782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6675.170601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.842163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 25462.927270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         68.780607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.777067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982932                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            6                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5423914                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5423920                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          7566221                       # number of Writeback hits
system.l2.Writeback_hits::total               7566221                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      1297670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1297670                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6721584                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6721590                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            6                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6721584                       # number of overall hits
system.l2.overall_hits::total                 6721590                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     12282139                       # number of ReadReq misses
system.l2.ReadReq_misses::total              12283293                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4008671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4008671                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     16290810                       # number of demand (read+write) misses
system.l2.demand_misses::total               16291964                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1154                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     16290810                       # number of overall misses
system.l2.overall_misses::total              16291964                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     74631250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 905302814250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    905377445500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 293006261500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  293006261500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     74631250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1198309075750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1198383707000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     74631250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1198309075750                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1198383707000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     17706053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            17707213                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      7566221                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           7566221                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5306341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5306341                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     23012394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23013554                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     23012394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23013554                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.994828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.693669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.693689                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.755449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.755449                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.994828                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.707915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707929                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.994828                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.707915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707929                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 64671.793761                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 73708.888513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73708.039489                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 73093.117769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73093.117769                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 64671.793761                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73557.366132                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73556.736745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 64671.793761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73557.366132                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73556.736745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5157068                       # number of writebacks
system.l2.writebacks::total                   5157068                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     12282139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         12283293                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4008671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4008671                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     16290810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16291964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     16290810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16291964                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     61379750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 764334054750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 764395434500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 247022876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247022876500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     61379750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1011356931250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1011418311000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     61379750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1011356931250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1011418311000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.994828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.693669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.693689                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.755449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755449                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.994828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.707915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707929                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.994828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.707915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707929                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 53188.691508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62231.347060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62230.497514                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 61622.137736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61622.137736                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 53188.691508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 62081.439244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62080.809349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 53188.691508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 62081.439244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62080.809349                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2382180114                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           17707213                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17707213                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          7566221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5306341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5306341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     53591009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53593329                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1957031360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1957105600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1957105600                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        22856108500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2018750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38391079000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2643226439                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 5597927.405605                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  5597927.405605                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              1160                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           781978795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          358048.898810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   429.134523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   594.865477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.419077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.580923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    214725070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       214725070                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    214725070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        214725070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    214725070                       # number of overall hits
system.cpu.icache.overall_hits::total       214725070                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1720                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1720                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1720                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1720                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1720                       # number of overall misses
system.cpu.icache.overall_misses::total          1720                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    109650247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109650247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    109650247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109650247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    109650247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109650247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    214726790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    214726790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    214726790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    214726790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    214726790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    214726790                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63750.143605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63750.143605                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63750.143605                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63750.143605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63750.143605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63750.143605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          747                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          429                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          429                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          560                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          560                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          560                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          560                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          560                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          560                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1160                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     75817497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75817497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     75817497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75817497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     75817497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75817497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65359.911207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65359.911207                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65359.911207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65359.911207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65359.911207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65359.911207                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           70                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.068359                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1467283593                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          173837108                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15026346.180661                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1245870.000105                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16272216.180766                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          371                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          371                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3954942.299191                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 468563.633423                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.894074                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.105926                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.807181                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1113                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1113                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         8540                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        16317                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        24857                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       353934                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       353934                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    23.018868                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          22988221                       # number of replacements
system.cpu.dcache.tags.tagsinuse           960.527973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           680584698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22989175                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.604572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   960.358986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.168986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.937851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.938016                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596469511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596469511                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     82220326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       82220326                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    678689837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        678689837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    678689837                       # number of overall hits
system.cpu.dcache.overall_hits::total       678689837                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     40031061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      40031061                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     24743735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24743735                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     64774796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       64774796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     64774796                       # number of overall misses
system.cpu.dcache.overall_misses::total      64774796                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2216084111750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2216084111750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1487044457921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1487044457921                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1712250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1712250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3703128569671                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3703128569671                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3703128569671                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3703128569671                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    636500572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    636500572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    743464633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    743464633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    743464633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    743464633                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.062892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062892                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.231328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.231328                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.033333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.087126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.087126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.087126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.087126                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 55359.115057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55359.115057                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60097.817000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60097.817000                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 81535.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81535.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57169.281856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57169.281856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57169.281856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57169.281856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196929380                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3581416                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.986458                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      7566221                       # number of writebacks
system.cpu.dcache.writebacks::total           7566221                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22324844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22324844                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     19437579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19437579                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     41762423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     41762423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     41762423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     41762423                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     17706217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17706217                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5306156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5306156                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           21                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     23012373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     23012373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     23012373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     23012373                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 935636914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 935636914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 301111272207                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 301111272207                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1662750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1662750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1236748186207                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1236748186207                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1236748186207                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1236748186207                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.027818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.049607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.033333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030953                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52842.282120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52842.282120                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 56747.534789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56747.534789                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 79178.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79178.571429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 53742.749008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53742.749008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 53742.749008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53742.749008                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
