Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Sep 15 13:41:56 2024
| Host         : Lseele running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_32bits_timing_summary_routed.rpt -pb adder_32bits_timing_summary_routed.pb -rpx adder_32bits_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_32bits
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.828ns  (logic 4.609ns (22.130%)  route 16.219ns (77.870%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    W9                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  b_IBUF[14]_inst/O
                         net (fo=8, routed)           5.488     6.470    b_IBUF[14]
    SLICE_X1Y120         LUT2 (Prop_lut2_I0_O)        0.150     6.620 f  s_OBUF[15]_inst_i_15/O
                         net (fo=1, routed)           0.436     7.056    s_OBUF[15]_inst_i_15_n_0
    SLICE_X1Y120         LUT6 (Prop_lut6_I1_O)        0.326     7.382 f  s_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.806     8.188    s_OBUF[15]_inst_i_8_n_0
    SLICE_X1Y121         LUT5 (Prop_lut5_I2_O)        0.152     8.340 r  s_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.799     9.139    s_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.326     9.465 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           8.690    18.155    s_OBUF[15]
    AA5                  OBUF (Prop_obuf_I_O)         2.673    20.828 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.828    s[15]
    AA5                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[19]
                            (input port)
  Destination:            s[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.984ns  (logic 4.399ns (22.012%)  route 15.585ns (77.988%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 f  a[19] (IN)
                         net (fo=0)                   0.000     0.000    a[19]
    AB20                 IBUF (Prop_ibuf_I_O)         1.010     1.010 f  a_IBUF[19]_inst/O
                         net (fo=8, routed)           9.019    10.029    a_IBUF[19]
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.146    10.175 r  s_OBUF[30]_inst_i_10/O
                         net (fo=3, routed)           0.740    10.915    s_OBUF[30]_inst_i_10_n_0
    SLICE_X156Y123       LUT6 (Prop_lut6_I3_O)        0.328    11.243 r  s_OBUF[30]_inst_i_3/O
                         net (fo=5, routed)           0.584    11.827    s_OBUF[30]_inst_i_3_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I0_O)        0.124    11.951 r  s_OBUF[31]_inst_i_4/O
                         net (fo=5, routed)           2.515    14.466    s_OBUF[31]_inst_i_4_n_0
    SLICE_X140Y130       LUT6 (Prop_lut6_I2_O)        0.124    14.590 r  s_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.728    17.317    s_OBUF[27]
    W2                   OBUF (Prop_obuf_I_O)         2.667    19.984 r  s_OBUF[27]_inst/O
                         net (fo=0)                   0.000    19.984    s[27]
    W2                                                                r  s[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[19]
                            (input port)
  Destination:            s[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.602ns  (logic 4.387ns (22.383%)  route 15.215ns (77.617%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 f  a[19] (IN)
                         net (fo=0)                   0.000     0.000    a[19]
    AB20                 IBUF (Prop_ibuf_I_O)         1.010     1.010 f  a_IBUF[19]_inst/O
                         net (fo=8, routed)           9.019    10.029    a_IBUF[19]
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.146    10.175 r  s_OBUF[30]_inst_i_10/O
                         net (fo=3, routed)           0.740    10.915    s_OBUF[30]_inst_i_10_n_0
    SLICE_X156Y123       LUT6 (Prop_lut6_I3_O)        0.328    11.243 r  s_OBUF[30]_inst_i_3/O
                         net (fo=5, routed)           0.584    11.827    s_OBUF[30]_inst_i_3_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I0_O)        0.124    11.951 r  s_OBUF[31]_inst_i_4/O
                         net (fo=5, routed)           1.849    13.800    s_OBUF[31]_inst_i_4_n_0
    SLICE_X139Y130       LUT6 (Prop_lut6_I2_O)        0.124    13.924 r  s_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.023    16.947    s_OBUF[31]
    U2                   OBUF (Prop_obuf_I_O)         2.655    19.602 r  s_OBUF[31]_inst/O
                         net (fo=0)                   0.000    19.602    s[31]
    U2                                                                r  s[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[23]
                            (input port)
  Destination:            s[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.579ns  (logic 4.374ns (22.341%)  route 15.205ns (77.659%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  a[23] (IN)
                         net (fo=0)                   0.000     0.000    a[23]
    Y19                  IBUF (Prop_ibuf_I_O)         1.005     1.005 f  a_IBUF[23]_inst/O
                         net (fo=4, routed)           8.646     9.651    a_IBUF[23]
    SLICE_X156Y121       LUT2 (Prop_lut2_I1_O)        0.152     9.803 r  s_OBUF[31]_inst_i_24/O
                         net (fo=1, routed)           0.718    10.520    s_OBUF[31]_inst_i_24_n_0
    SLICE_X156Y120       LUT6 (Prop_lut6_I0_O)        0.326    10.846 f  s_OBUF[31]_inst_i_10/O
                         net (fo=1, routed)           0.303    11.150    s_OBUF[31]_inst_i_10_n_0
    SLICE_X156Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.274 r  s_OBUF[31]_inst_i_3/O
                         net (fo=9, routed)           2.535    13.809    s_OBUF[31]_inst_i_3_n_0
    SLICE_X138Y128       LUT6 (Prop_lut6_I1_O)        0.124    13.933 r  s_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           3.003    16.936    s_OBUF[29]
    R3                   OBUF (Prop_obuf_I_O)         2.644    19.579 r  s_OBUF[29]_inst/O
                         net (fo=0)                   0.000    19.579    s[29]
    R3                                                                r  s[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[23]
                            (input port)
  Destination:            s[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.425ns  (logic 4.375ns (22.525%)  route 15.049ns (77.475%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  a[23] (IN)
                         net (fo=0)                   0.000     0.000    a[23]
    Y19                  IBUF (Prop_ibuf_I_O)         1.005     1.005 f  a_IBUF[23]_inst/O
                         net (fo=4, routed)           8.646     9.651    a_IBUF[23]
    SLICE_X156Y121       LUT2 (Prop_lut2_I1_O)        0.152     9.803 r  s_OBUF[31]_inst_i_24/O
                         net (fo=1, routed)           0.718    10.520    s_OBUF[31]_inst_i_24_n_0
    SLICE_X156Y120       LUT6 (Prop_lut6_I0_O)        0.326    10.846 f  s_OBUF[31]_inst_i_10/O
                         net (fo=1, routed)           0.303    11.150    s_OBUF[31]_inst_i_10_n_0
    SLICE_X156Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.274 r  s_OBUF[31]_inst_i_3/O
                         net (fo=9, routed)           2.395    13.669    s_OBUF[31]_inst_i_3_n_0
    SLICE_X139Y129       LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  s_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.987    16.780    s_OBUF[28]
    R2                   OBUF (Prop_obuf_I_O)         2.645    19.425 r  s_OBUF[28]_inst/O
                         net (fo=0)                   0.000    19.425    s[28]
    R2                                                                r  s[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            s[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.078ns  (logic 4.373ns (22.919%)  route 14.706ns (77.081%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    Y7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  b_IBUF[15]_inst/O
                         net (fo=4, routed)           5.353     6.342    b_IBUF[15]
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.150     6.492 f  s_OBUF[31]_inst_i_26/O
                         net (fo=1, routed)           0.793     7.285    s_OBUF[31]_inst_i_26_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.328     7.613 f  s_OBUF[31]_inst_i_17/O
                         net (fo=1, routed)           0.433     8.046    s_OBUF[31]_inst_i_17_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.170 r  s_OBUF[31]_inst_i_5/O
                         net (fo=17, routed)          5.826    13.996    s_OBUF[31]_inst_i_5_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I3_O)        0.124    14.120 r  s_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           2.301    16.421    s_OBUF[22]
    V3                   OBUF (Prop_obuf_I_O)         2.657    19.078 r  s_OBUF[22]_inst/O
                         net (fo=0)                   0.000    19.078    s[22]
    V3                                                                r  s[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.069ns  (logic 4.614ns (24.198%)  route 14.455ns (75.802%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    Y7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  b_IBUF[15]_inst/O
                         net (fo=4, routed)           5.353     6.342    b_IBUF[15]
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.150     6.492 f  s_OBUF[31]_inst_i_26/O
                         net (fo=1, routed)           0.793     7.285    s_OBUF[31]_inst_i_26_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.328     7.613 f  s_OBUF[31]_inst_i_17/O
                         net (fo=1, routed)           0.433     8.046    s_OBUF[31]_inst_i_17_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.170 r  s_OBUF[31]_inst_i_5/O
                         net (fo=17, routed)          5.778    13.948    s_OBUF[31]_inst_i_5_n_0
    SLICE_X158Y121       LUT5 (Prop_lut5_I2_O)        0.150    14.098 r  s_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.098    16.196    s_OBUF[17]
    Y3                   OBUF (Prop_obuf_I_O)         2.873    19.069 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    19.069    s[17]
    Y3                                                                r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.013ns  (logic 3.914ns (20.585%)  route 15.099ns (79.415%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 f  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    Y9                   IBUF (Prop_ibuf_I_O)         0.985     0.985 f  b_IBUF[13]_inst/O
                         net (fo=7, routed)           5.258     6.243    b_IBUF[13]
    SLICE_X1Y117         LUT6 (Prop_lut6_I1_O)        0.124     6.367 r  s_OBUF[14]_inst_i_3/O
                         net (fo=3, routed)           0.651     7.018    s_OBUF[14]_inst_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.124     7.142 r  s_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           9.191    16.333    s_OBUF[14]
    AB5                  OBUF (Prop_obuf_I_O)         2.680    19.013 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.013    s[14]
    AB5                                                               r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            s[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.917ns  (logic 4.640ns (24.528%)  route 14.277ns (75.472%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b[15]
    Y7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  b_IBUF[15]_inst/O
                         net (fo=4, routed)           5.353     6.342    b_IBUF[15]
    SLICE_X2Y118         LUT2 (Prop_lut2_I0_O)        0.150     6.492 f  s_OBUF[31]_inst_i_26/O
                         net (fo=1, routed)           0.793     7.285    s_OBUF[31]_inst_i_26_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.328     7.613 f  s_OBUF[31]_inst_i_17/O
                         net (fo=1, routed)           0.433     8.046    s_OBUF[31]_inst_i_17_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.170 r  s_OBUF[31]_inst_i_5/O
                         net (fo=17, routed)          5.619    13.789    s_OBUF[31]_inst_i_5_n_0
    SLICE_X158Y122       LUT3 (Prop_lut3_I0_O)        0.152    13.941 r  s_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.079    16.020    s_OBUF[16]
    AA3                  OBUF (Prop_obuf_I_O)         2.896    18.917 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000    18.917    s[16]
    AA3                                                               r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.797ns  (logic 4.080ns (21.703%)  route 14.718ns (78.297%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    U7                   IBUF (Prop_ibuf_I_O)         0.965     0.965 f  b_IBUF[12]_inst/O
                         net (fo=7, routed)           4.979     5.943    b_IBUF[12]
    SLICE_X0Y118         LUT4 (Prop_lut4_I1_O)        0.119     6.062 r  s_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.834     6.896    s_OBUF[13]_inst_i_2_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.332     7.228 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           8.905    16.133    s_OBUF[13]
    Y4                   OBUF (Prop_obuf_I_O)         2.664    18.797 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.797    s[13]
    Y4                                                                r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[17]
                            (input port)
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.526ns (57.370%)  route 1.134ns (42.630%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  b[17] (IN)
                         net (fo=0)                   0.000     0.000    b[17]
    AB8                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[17]_inst/O
                         net (fo=12, routed)          0.590     0.817    b_IBUF[17]
    SLICE_X158Y121       LUT5 (Prop_lut5_I0_O)        0.048     0.865 r  s_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.409    s_OBUF[17]
    Y3                   OBUF (Prop_obuf_I_O)         1.251     2.660 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.660    s[17]
    Y3                                                                r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[19]
                            (input port)
  Destination:            s[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.458ns (53.962%)  route 1.244ns (46.038%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  b[19] (IN)
                         net (fo=0)                   0.000     0.000    b[19]
    V8                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF[19]_inst/O
                         net (fo=8, routed)           0.718     0.934    b_IBUF[19]
    SLICE_X158Y122       LUT5 (Prop_lut5_I0_O)        0.045     0.979 r  s_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.505    s_OBUF[19]
    AB3                  OBUF (Prop_obuf_I_O)         1.196     2.702 r  s_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.702    s[19]
    AB3                                                               r  s[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[21]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.467ns (54.075%)  route 1.246ns (45.925%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  b[21] (IN)
                         net (fo=0)                   0.000     0.000    b[21]
    AB6                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  b_IBUF[21]_inst/O
                         net (fo=7, routed)           0.694     0.920    b_IBUF[21]
    SLICE_X158Y121       LUT6 (Prop_lut6_I5_O)        0.045     0.965 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.552     1.517    s_OBUF[21]
    AA1                  OBUF (Prop_obuf_I_O)         1.196     2.713 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.713    s[21]
    AA1                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[16]
                            (input port)
  Destination:            s[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.535ns (56.385%)  route 1.187ns (43.615%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  b[16] (IN)
                         net (fo=0)                   0.000     0.000    b[16]
    Y8                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  b_IBUF[16]_inst/O
                         net (fo=11, routed)          0.666     0.891    b_IBUF[16]
    SLICE_X158Y122       LUT3 (Prop_lut3_I2_O)        0.048     0.939 r  s_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.521     1.460    s_OBUF[16]
    AA3                  OBUF (Prop_obuf_I_O)         1.262     2.722 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.722    s[16]
    AA3                                                               r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[20]
                            (input port)
  Destination:            s[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.472ns (53.888%)  route 1.259ns (46.112%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  b[20] (IN)
                         net (fo=0)                   0.000     0.000    b[20]
    V9                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  b_IBUF[20]_inst/O
                         net (fo=8, routed)           0.722     0.943    b_IBUF[20]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.988 r  s_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.537     1.525    s_OBUF[20]
    AB1                  OBUF (Prop_obuf_I_O)         1.206     2.731 r  s_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.731    s[20]
    AB1                                                               r  s[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[16]
                            (input port)
  Destination:            s[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.474ns (52.893%)  route 1.313ns (47.107%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  b[16] (IN)
                         net (fo=0)                   0.000     0.000    b[16]
    Y8                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  b_IBUF[16]_inst/O
                         net (fo=11, routed)          0.773     0.998    b_IBUF[16]
    SLICE_X158Y122       LUT6 (Prop_lut6_I5_O)        0.045     1.043 r  s_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.540     1.583    s_OBUF[18]
    AB2                  OBUF (Prop_obuf_I_O)         1.204     2.787 r  s_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.787    s[18]
    AB2                                                               r  s[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[22]
                            (input port)
  Destination:            s[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.452ns (51.686%)  route 1.358ns (48.314%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  b[22] (IN)
                         net (fo=0)                   0.000     0.000    b[22]
    AB7                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[22]_inst/O
                         net (fo=6, routed)           0.730     0.964    b_IBUF[22]
    SLICE_X157Y121       LUT5 (Prop_lut5_I1_O)        0.045     1.009 r  s_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.636    s_OBUF[22]
    V3                   OBUF (Prop_obuf_I_O)         1.174     2.810 r  s_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.810    s[22]
    V3                                                                r  s[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[17]
                            (input port)
  Destination:            s[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.479ns (50.037%)  route 1.476ns (49.963%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  b[17] (IN)
                         net (fo=0)                   0.000     0.000    b[17]
    AB8                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[17]_inst/O
                         net (fo=12, routed)          0.768     0.995    b_IBUF[17]
    SLICE_X157Y121       LUT5 (Prop_lut5_I3_O)        0.045     1.040 r  s_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.092    s_OBUF[23]_inst_i_2_n_0
    SLICE_X157Y121       LUT6 (Prop_lut6_I0_O)        0.045     1.137 r  s_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.656     1.793    s_OBUF[23]
    U3                   OBUF (Prop_obuf_I_O)         1.162     2.955 r  s_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.955    s[23]
    U3                                                                r  s[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[24]
                            (input port)
  Destination:            s[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.119ns  (logic 1.445ns (46.340%)  route 1.674ns (53.660%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  b[24] (IN)
                         net (fo=0)                   0.000     0.000    b[24]
    V7                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  b_IBUF[24]_inst/O
                         net (fo=11, routed)          0.905     1.123    b_IBUF[24]
    SLICE_X144Y128       LUT6 (Prop_lut6_I4_O)        0.045     1.168 r  s_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.769     1.937    s_OBUF[25]
    W1                   OBUF (Prop_obuf_I_O)         1.183     3.119 r  s_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.119    s[25]
    W1                                                                r  s[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[24]
                            (input port)
  Destination:            s[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.455ns (45.946%)  route 1.712ns (54.054%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  b[24] (IN)
                         net (fo=0)                   0.000     0.000    b[24]
    V7                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  b_IBUF[24]_inst/O
                         net (fo=11, routed)          1.055     1.273    b_IBUF[24]
    SLICE_X144Y130       LUT6 (Prop_lut6_I5_O)        0.045     1.318 r  s_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.657     1.975    s_OBUF[24]
    Y1                   OBUF (Prop_obuf_I_O)         1.192     3.167 r  s_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.167    s[24]
    Y1                                                                r  s[24] (OUT)
  -------------------------------------------------------------------    -------------------





