13e75f4b0321 ("ASoC: cs42l42: Add PLL ratio table values")
3c211cb7db29 ("ASoC: cs42l42: Use PLL for SCLK > 12.288MHz")
