// Seed: 2977038454
program module_0;
  wire id_1;
  reg  id_2;
  wire id_3;
  ;
  initial id_2 = -1'b0;
  wire id_4;
  ;
  assign id_2 = id_1;
endprogram
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_5 = 32'd39,
    parameter id_9 = 32'd80
) (
    id_1[-1 : id_9],
    _id_2[id_2 : id_5.min],
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  module_0 modCall_1 ();
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] _id_2;
  output logic [7:0] id_1;
endmodule
