$comment
	File created using the following command:
		vcd file i2c.msim.vcd -direction
$end
$date
	Wed Oct 29 23:46:33 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module i2cEsquematico_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " treg_SDA $end
$var wire 1 # cout1 $end
$var wire 1 $ cout2 $end
$var wire 1 % cout3 $end
$var wire 1 & Prueba $end
$var wire 1 ' SDA $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 0 con7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 1 maquina|Selector0~0_combout $end
$var wire 1 2 inst10~combout $end
$var wire 1 3 inst9~clkctrl_outclk $end
$var wire 1 4 inst10~clkctrl_outclk $end
$var wire 1 5 inst12~o $end
$var wire 1 6 Prueba~output_o $end
$var wire 1 7 cout1~output_o $end
$var wire 1 8 cout2~output_o $end
$var wire 1 9 cout3~output_o $end
$var wire 1 : clock~input_o $end
$var wire 1 ; clock~inputclkctrl_outclk $end
$var wire 1 < inst12_ibuf~o $end
$var wire 1 = shift7|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 > shift7|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 ? shift7|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 @ shift7|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 A comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 B maquina|reg_fstate~3_combout $end
$var wire 1 C maquina|fstate.ROW~q $end
$var wire 1 D maquina|fstate.ACK_Estado~feeder_combout $end
$var wire 1 E maquina|fstate.ACK_Estado~q $end
$var wire 1 F con8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 G ~GND~combout $end
$var wire 1 H con8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 I con8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 J con8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 K con8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 L con8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 M con8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 N con8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 O con8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 P con8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 Q con8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 R con8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 S con8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 T con8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 U con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 V con8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 W con8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout $end
$var wire 1 X con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 Y con8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout $end
$var wire 1 Z con8|LPM_COUNTER_component|auto_generated|cout_actual~combout $end
$var wire 1 [ maquina|Selector2~0_combout $end
$var wire 1 \ maquina|fstate.Guardar_Dato~q $end
$var wire 1 ] maquina|Selector0~1_combout $end
$var wire 1 ^ maquina|Selector0~2_combout $end
$var wire 1 _ maquina|Selector0~3_combout $end
$var wire 1 ` maquina|fstate.Oscioso~q $end
$var wire 1 a con7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 b con7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 c con7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 d con7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 e con7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 f con7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout $end
$var wire 1 g con7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 h con7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 i con7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 j con7|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 k con7|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 l con7|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 m con7|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 n con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 o con7|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout $end
$var wire 1 p maquina|reg_fstate~2_combout $end
$var wire 1 q maquina|Selector1~0_combout $end
$var wire 1 r maquina|fstate.Guardar_dir~q $end
$var wire 1 s inst9~combout $end
$var wire 1 t con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 u con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 v con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 w con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 x con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 y con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 z con7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 { con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 | con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 } con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 ~ con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 !! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 "! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 #! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 $! con8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 %! comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] $end
$var wire 1 &! shift7|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 '! shift7|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 (! shift7|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 )! shift7|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 *! shift7|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 +! shift7|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 ,! shift7|LPM_SHIFTREG_component|dffs [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
x(
0)
1*
x+
1,
1-
1.
0/
10
01
02
03
04
z5
06
07
08
09
0:
0;
1<
1=
0>
0?
0@
1A
0B
0C
0D
0E
1F
0G
0H
0I
1J
0K
0L
0M
0N
1O
0P
0Q
1R
0S
0T
0U
0V
1W
1X
0Y
0Z
0[
0\
0]
1^
0_
0`
1a
0b
1c
0d
0e
0f
0g
0h
1i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0z
0y
0x
0w
0v
0u
0t
0$!
0#!
0"!
0!!
0~
0}
0|
0{
1%!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
$end
#10000
1!
1:
1;
0(
#20000
0!
0:
0;
1(
#30000
1!
1:
1;
0(
#40000
0"
0!
0'
0<
0:
0;
1(
1q
0^
0=
1_
#50000
1"
1!
1'
1<
1:
1;
0(
0q
1^
1=
0_
1`
1r
1q
0^
17
1#
1s
13
1_
18
1$
1z
1,!
1b
0a
1e
#60000
0!
0:
0;
1(
0s
03
08
0$
#70000
1!
1:
1;
0(
1s
13
18
1$
1y
0z
1+!
0c
0e
0b
1a
1d
1c
1e
0d
#80000
0!
0:
0;
1(
0s
03
08
0$
#90000
1!
1:
1;
0(
1s
13
18
1$
1z
1*!
1b
0a
1>
0c
0e
1d
#100000
0"
0!
0'
0<
0:
0;
1(
0=
0s
03
08
0$
#110000
1!
1:
1;
0(
1s
13
18
1$
0y
1x
0z
1)!
0,!
1c
1e
1g
0d
0b
1a
1?
0g
1d
1h
0e
0h
#120000
1"
0!
1'
1<
0:
0;
1(
1=
0s
03
08
0$
#130000
1!
1:
1;
0(
1s
13
18
1$
1z
1(!
0+!
1,!
1b
0a
1@
1e
#140000
0!
0:
0;
1(
0s
03
08
0$
#150000
1!
1:
1;
0(
1s
13
18
1$
1y
0z
1'!
0*!
1+!
1f
0c
0e
0b
1a
0>
1p
11
1g
0d
1c
1e
0q
0_
1h
0g
1d
0h
#160000
0!
0:
0;
1(
0s
03
08
0$
#170000
0"
1!
0'
0<
1:
1;
0(
0=
1s
13
18
1$
0y
0x
1&!
0)!
1*!
0,!
0`
0r
0f
0e
0d
0A
0?
1>
1q
01
07
0#
0s
03
0p
1_
08
0$
#180000
0!
0:
0;
1(
#190000
1!
1:
1;
0(
1`
1r
17
1#
1s
13
18
1$
1z
0(!
1)!
0+!
1b
0a
1A
0@
1?
1e
#200000
0!
0:
0;
1(
0s
03
08
0$
#210000
1!
1:
1;
0(
1s
13
18
1$
1y
0z
0'!
1(!
0*!
0c
0e
0b
1a
1@
0>
1d
1c
1e
0d
#220000
x"
0!
x'
x<
0:
0;
1(
x=
0s
03
08
0$
#230000
1!
1:
1;
0(
1s
13
18
1$
1z
0&!
1'!
0)!
x,!
1b
0a
0?
0c
0e
1d
#240000
0!
0:
0;
1(
0s
03
08
0$
#310000
0"
1!
0'
0<
1:
1;
0(
0=
1s
13
18
1$
0y
1x
0z
1&!
0(!
x+!
0,!
1c
1e
1g
0d
0b
1a
0@
0g
1d
1h
0e
0h
#320000
1"
0!
1'
1<
0:
0;
1(
1=
0s
03
08
0$
#330000
1!
1:
1;
0(
1s
13
18
1$
1z
0'!
x*!
0+!
1,!
1b
0a
x>
1e
#340000
0!
0:
0;
1(
0s
03
08
0$
#350000
1!
1:
1;
0(
1s
13
18
1$
1y
0z
0&!
x)!
0*!
1+!
1f
0c
0e
0b
1a
x?
0>
1p
11
1g
0d
1c
1e
0q
0_
1h
0g
1d
0h
#360000
0!
0:
0;
1(
0s
03
08
0$
#370000
1!
1:
1;
0(
1s
13
18
1$
0y
0x
x(!
0)!
1*!
0`
0r
0f
0e
0d
x@
0?
1>
1^
01
07
0#
0s
03
0p
08
0$
#380000
0!
0:
0;
1(
#390000
1!
1:
1;
0(
#400000
0"
0!
0'
0<
0:
0;
1(
1q
0^
0=
1_
#410000
1!
1:
1;
0(
1`
1r
17
1#
1s
13
18
1$
1z
x'!
0(!
1)!
0,!
1b
0a
0@
1?
1e
#420000
1"
0!
1'
1<
0:
0;
1(
1=
0s
03
08
0$
#430000
1!
1:
1;
0(
1s
13
18
1$
1y
0z
x&!
0'!
1(!
0+!
1,!
0c
0e
0b
1a
1@
1d
1c
1e
0d
#440000
0"
0!
0'
0<
0:
0;
1(
0=
0s
03
08
0$
#450000
1!
1:
1;
0(
1s
13
18
1$
1z
0&!
1'!
0*!
1+!
0,!
1b
0a
0>
0c
0e
1d
#460000
1"
0!
1'
1<
0:
0;
1(
1=
0s
03
08
0$
#470000
1!
1:
1;
0(
1s
13
18
1$
0y
1x
0z
1&!
0)!
1*!
0+!
1,!
1c
1e
1g
0d
0b
1a
0A
0?
1>
0g
1d
1h
0e
0h
#480000
0"
0!
0'
0<
0:
0;
1(
0=
0s
03
08
0$
#490000
1!
1:
1;
0(
1s
13
18
1$
1z
0(!
1)!
0*!
1+!
0,!
1b
0a
1A
0@
1?
0>
1e
#500000
0!
0:
0;
1(
0s
03
08
0$
#510000
1"
1!
1'
1<
1:
1;
0(
1=
1s
13
18
1$
1y
0z
0'!
1(!
0)!
1*!
0+!
1,!
1f
0c
0e
0b
1a
1@
0?
1>
1p
11
1g
0d
1c
1e
0q
0_
1h
0g
1d
0h
#520000
0!
0:
0;
1(
0s
03
08
0$
#530000
1!
1:
1;
0(
1s
13
18
1$
0y
0x
0&!
1'!
0(!
1)!
0*!
1+!
0`
0r
0f
0e
0d
0@
1?
0>
1^
01
07
0#
0s
03
0p
08
0$
#540000
0!
0:
0;
1(
#550000
1!
1:
1;
0(
#560000
0!
0:
0;
1(
#570000
1!
1:
1;
0(
#580000
0!
0:
0;
1(
#590000
1!
1:
1;
0(
#600000
0!
0:
0;
1(
#610000
1!
1:
1;
0(
#620000
0!
0:
0;
1(
#630000
1!
1:
1;
0(
#640000
0!
0:
0;
1(
#650000
1!
1:
1;
0(
#660000
0!
0:
0;
1(
#670000
1!
1:
1;
0(
#680000
0!
0:
0;
1(
#690000
1!
1:
1;
0(
#700000
0!
0:
0;
1(
#710000
1!
1:
1;
0(
#720000
0!
0:
0;
1(
#730000
1!
1:
1;
0(
#740000
0!
0:
0;
1(
#750000
1!
1:
1;
0(
#760000
0!
0:
0;
1(
#770000
1!
1:
1;
0(
#780000
0!
0:
0;
1(
#790000
1!
1:
1;
0(
#800000
0!
0:
0;
1(
#810000
1!
1:
1;
0(
#820000
0!
0:
0;
1(
#830000
1!
1:
1;
0(
#840000
0!
0:
0;
1(
#850000
1!
1:
1;
0(
#860000
0!
0:
0;
1(
#870000
1!
1:
1;
0(
#880000
0!
0:
0;
1(
#890000
1!
1:
1;
0(
#900000
0!
0:
0;
1(
#910000
1!
1:
1;
0(
#920000
0!
0:
0;
1(
#930000
1!
1:
1;
0(
#940000
0!
0:
0;
1(
#950000
1!
1:
1;
0(
#960000
0!
0:
0;
1(
#970000
1!
1:
1;
0(
#980000
0!
0:
0;
1(
#990000
0"
1!
0'
0<
1:
1;
0(
1q
0^
0=
1_
#1000000
