Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Mar 31 13:13:45 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.342        0.000                      0                  777        0.122        0.000                      0                  777        3.000        0.000                       0                   401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        4.719        0.000                      0                  430        0.122        0.000                      0                  430        4.500        0.000                       0                   232  
  clk40MHz_clk_generator         8.580        0.000                      0                  284        0.122        0.000                      0                  284       12.000        0.000                       0                   165  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.342        0.000                      0                   19        2.338        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         2.248        0.000                      0                   23        0.168        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.452        0.000                      0                   36        2.480        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.551ns (49.066%)  route 2.648ns (50.934%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.677     4.082    my_MouseCtl/gtOp
    SLICE_X16Y127        LUT5 (Prop_lut5_I3_O)        0.329     4.411 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.411    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.029     9.130    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.551ns (49.066%)  route 2.648ns (50.934%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.677     4.082    my_MouseCtl/gtOp
    SLICE_X16Y127        LUT5 (Prop_lut5_I3_O)        0.329     4.411 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.411    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.032     9.133    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.551ns (49.094%)  route 2.645ns (50.906%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.674     4.079    my_MouseCtl/gtOp
    SLICE_X16Y127        LUT5 (Prop_lut5_I3_O)        0.329     4.408 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.408    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.031     9.132    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.551ns (49.095%)  route 2.645ns (50.905%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.673     4.078    my_MouseCtl/gtOp
    SLICE_X16Y127        LUT5 (Prop_lut5_I3_O)        0.329     4.407 r  my_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.407    my_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.600     8.605    my_MouseCtl/clk100MHz
    SLICE_X16Y127        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.571     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.031     9.132    my_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.551ns (49.267%)  route 2.627ns (50.733%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.655     4.060    my_MouseCtl/gtOp
    SLICE_X16Y128        LUT5 (Prop_lut5_I3_O)        0.329     4.389 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.389    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X16Y128        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.602     8.607    my_MouseCtl/clk100MHz
    SLICE_X16Y128        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.571     9.177    
                         clock uncertainty           -0.074     9.103    
    SLICE_X16Y128        FDRE (Setup_fdre_C_D)        0.029     9.132    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.551ns (49.296%)  route 2.624ns (50.704%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.652     4.057    my_MouseCtl/gtOp
    SLICE_X16Y128        LUT5 (Prop_lut5_I3_O)        0.329     4.386 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.386    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X16Y128        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.602     8.607    my_MouseCtl/clk100MHz
    SLICE_X16Y128        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.571     9.177    
                         clock uncertainty           -0.074     9.103    
    SLICE_X16Y128        FDRE (Setup_fdre_C_D)        0.031     9.134    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.479ns (28.686%)  route 3.677ns (71.314%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.724    -0.788    my_MouseCtl/clk100MHz
    SLICE_X11Y122        FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.369 r  my_MouseCtl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.998     0.629    my_MouseCtl/periodic_check_cnt[25]
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.296     0.925 f  my_MouseCtl/periodic_check_cnt[25]_i_8/O
                         net (fo=1, routed)           0.571     1.497    my_MouseCtl/periodic_check_cnt[25]_i_8_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124     1.621 f  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          1.127     2.747    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X23Y123        LUT6 (Prop_lut6_I0_O)        0.124     2.871 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.000     2.871    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_10_n_0
    SLICE_X23Y123        MUXF7 (Prop_muxf7_I1_O)      0.217     3.088 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.981     4.069    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X22Y122        LUT6 (Prop_lut6_I5_O)        0.299     4.368 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.368    my_MouseCtl/Inst_Ps2Interface_n_24
    SLICE_X22Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599     8.604    my_MouseCtl/clk100MHz
    SLICE_X22Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.571     9.174    
                         clock uncertainty           -0.074     9.100    
    SLICE_X22Y122        FDCE (Setup_fdce_C_D)        0.029     9.129    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.211ns (23.683%)  route 3.902ns (76.317%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.724    -0.788    my_MouseCtl/clk100MHz
    SLICE_X11Y122        FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.369 r  my_MouseCtl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.998     0.629    my_MouseCtl/periodic_check_cnt[25]
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.296     0.925 f  my_MouseCtl/periodic_check_cnt[25]_i_8/O
                         net (fo=1, routed)           0.571     1.497    my_MouseCtl/periodic_check_cnt[25]_i_8_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124     1.621 f  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          0.955     2.576    my_MouseCtl/periodic_check_cnt[25]_i_2_n_0
    SLICE_X22Y123        LUT4 (Prop_lut4_I2_O)        0.124     2.700 r  my_MouseCtl/FSM_sequential_state[5]_i_9/O
                         net (fo=2, routed)           0.851     3.551    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_1
    SLICE_X23Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.675 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_3/O
                         net (fo=1, routed)           0.527     4.202    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_3_n_0
    SLICE_X18Y120        LUT6 (Prop_lut6_I1_O)        0.124     4.326 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_1/O
                         net (fo=1, routed)           0.000     4.326    my_MouseCtl/Inst_Ps2Interface_n_20
    SLICE_X18Y120        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.603     8.608    my_MouseCtl/clk100MHz
    SLICE_X18Y120        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.571     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X18Y120        FDCE (Setup_fdce_C_D)        0.029     9.133    my_MouseCtl/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 my_MouseCtl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.479ns (28.955%)  route 3.629ns (71.045%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.724    -0.788    my_MouseCtl/clk100MHz
    SLICE_X11Y122        FDRE                                         r  my_MouseCtl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.369 f  my_MouseCtl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.998     0.629    my_MouseCtl/periodic_check_cnt[25]
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.296     0.925 r  my_MouseCtl/periodic_check_cnt[25]_i_8/O
                         net (fo=1, routed)           0.571     1.497    my_MouseCtl/periodic_check_cnt[25]_i_8_n_0
    SLICE_X11Y121        LUT6 (Prop_lut6_I5_O)        0.124     1.621 r  my_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=36, routed)          1.025     2.646    my_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[15]
    SLICE_X17Y126        LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000     2.770    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_11_n_0
    SLICE_X17Y126        MUXF7 (Prop_muxf7_I1_O)      0.217     2.987 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=1, routed)           1.035     4.021    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X21Y122        LUT6 (Prop_lut6_I5_O)        0.299     4.320 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.320    my_MouseCtl/Inst_Ps2Interface_n_23
    SLICE_X21Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599     8.604    my_MouseCtl/clk100MHz
    SLICE_X21Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.571     9.174    
                         clock uncertainty           -0.074     9.100    
    SLICE_X21Y122        FDCE (Setup_fdce_C_D)        0.029     9.129    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.551ns (50.554%)  route 2.495ns (49.446%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.723    -0.789    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.224     0.892    my_MouseCtl/x_overflow
    SLICE_X15Y127        LUT3 (Prop_lut3_I1_O)        0.124     1.016 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.016    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.566 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.566    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.680 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.680    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.902 f  my_MouseCtl/i__carry_i_1__3/O[0]
                         net (fo=3, routed)           0.747     2.649    my_MouseCtl/plusOp6[8]
    SLICE_X16Y130        LUT2 (Prop_lut2_I0_O)        0.299     2.948 r  my_MouseCtl/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     2.948    my_MouseCtl/i__carry_i_4__5_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.405 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.523     3.929    my_MouseCtl/gtOp
    SLICE_X16Y129        LUT5 (Prop_lut5_I3_O)        0.329     4.258 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.258    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X16Y129        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.603     8.608    my_MouseCtl/clk100MHz
    SLICE_X16Y129        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.571     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X16Y129        FDRE (Setup_fdre_C_D)        0.029     9.133    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  4.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.898 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.842    my_clk_generator/seq_reg1[0]
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.075    -0.964    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.664    -0.517    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069    -0.307    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.936    -0.753    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.236    -0.517    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.071    -0.446    my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.634    -0.547    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X27Y122        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.093    -0.313    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg__0[5]
    SLICE_X26Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    my_MouseCtl/Inst_Ps2Interface/plusOp__1[6]
    SLICE_X26Y122        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.905    -0.784    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X26Y122        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                         clock pessimism              0.250    -0.534    
    SLICE_X26Y122        FDRE (Hold_fdre_C_D)         0.091    -0.443    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.632    -0.549    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X23Y124        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.122    -0.286    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X22Y124        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.903    -0.786    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X22Y124        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X22Y124        FDRE (Hold_fdre_C_D)         0.070    -0.466    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.635    -0.546    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X27Y129        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.103    -0.302    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X26Y129        LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    my_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X26Y129        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.907    -0.782    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X26Y129        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.249    -0.533    
    SLICE_X26Y129        FDRE (Hold_fdre_C_D)         0.091    -0.442    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.128    -0.911 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.856    my_clk_generator/seq_reg1[6]
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y36         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)        -0.006    -1.045    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.664    -0.517    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.109    -0.267    my_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.045    -0.222 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.222    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.936    -0.753    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.249    -0.504    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.091    -0.413    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.884%)  route 0.124ns (43.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X12Y125        FDRE                                         r  my_MouseCtl/y_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  my_MouseCtl/y_pos_reg[10]/Q
                         net (fo=4, routed)           0.124    -0.260    my_MouseCtl/y_pos[10]
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.905    -0.784    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
                         clock pessimism              0.250    -0.534    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.075    -0.459    my_MouseCtl/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.544    my_MouseCtl/clk100MHz
    SLICE_X16Y129        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  my_MouseCtl/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.154    -0.249    my_MouseCtl/x_pos[10]
    SLICE_X14Y129        FDRE                                         r  my_MouseCtl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.909    -0.780    my_MouseCtl/clk100MHz
    SLICE_X14Y129        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.059    -0.451    my_MouseCtl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_inc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.373%)  route 0.122ns (39.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.635    -0.546    my_MouseCtl/clk100MHz
    SLICE_X20Y121        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  my_MouseCtl/FSM_sequential_state_reg[4]/Q
                         net (fo=71, routed)          0.122    -0.283    my_MouseCtl/Inst_Ps2Interface/out[4]
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  my_MouseCtl/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    my_MouseCtl/y_inc_2[4]
    SLICE_X21Y121        FDCE                                         r  my_MouseCtl/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.907    -0.782    my_MouseCtl/clk100MHz
    SLICE_X21Y121        FDCE                                         r  my_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.249    -0.533    
    SLICE_X21Y121        FDCE (Hold_fdce_C_D)         0.091    -0.442    my_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y122     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y122     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y121     my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y123    my_MouseCtl/Inst_Ps2Interface/err_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y128    my_MouseCtl/timeout_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y128    my_MouseCtl/timeout_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y129    my_MouseCtl/timeout_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y129    my_MouseCtl/timeout_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y129    my_MouseCtl/timeout_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y123    my_MouseCtl/Inst_Ps2Interface/err_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y124    my_MouseCtl/Inst_Ps2Interface/frame_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124    my_MouseCtl/y_inc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124    my_MouseCtl/y_inc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124    my_MouseCtl/y_inc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124    my_MouseCtl/y_inc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y36     my_clk_generator/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y36     my_clk_generator/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y36     my_clk_generator/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y36     my_clk_generator/seq_reg1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        8.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/hsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.451ns  (logic 0.459ns (13.300%)  route 2.992ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.992    15.163    my_draw_rect/Q
    SLICE_X1Y104         FDRE                                         r  my_draw_rect/hsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.683    23.688    my_draw_rect/pclk
    SLICE_X1Y104         FDRE                                         r  my_draw_rect/hsync_out_reg/C
                         clock pessimism              0.571    24.258    
                         clock uncertainty           -0.087    24.171    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    23.742    my_draw_rect/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         23.742    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/vsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.451ns  (logic 0.459ns (13.300%)  route 2.992ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.992    15.163    my_draw_rect/Q
    SLICE_X1Y104         FDRE                                         r  my_draw_rect/vsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.683    23.688    my_draw_rect/pclk
    SLICE_X1Y104         FDRE                                         r  my_draw_rect/vsync_out_reg/C
                         clock pessimism              0.571    24.258    
                         clock uncertainty           -0.087    24.171    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    23.742    my_draw_rect/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         23.742    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.142ns  (logic 0.459ns (14.608%)  route 2.683ns (85.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.683    14.853    my_timing/Q
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.609    23.614    my_timing/pclk
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[10]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    23.573    my_timing/horizontal_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.142ns  (logic 0.459ns (14.608%)  route 2.683ns (85.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.683    14.853    my_timing/Q
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.609    23.614    my_timing/pclk
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[11]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    23.573    my_timing/horizontal_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.142ns  (logic 0.459ns (14.608%)  route 2.683ns (85.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.683    14.853    my_timing/Q
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.609    23.614    my_timing/pclk
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[7]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    23.573    my_timing/horizontal_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.142ns  (logic 0.459ns (14.608%)  route 2.683ns (85.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.683    14.853    my_timing/Q
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.609    23.614    my_timing/pclk
    SLICE_X10Y134        FDRE                                         r  my_timing/horizontal_counter_reg[9]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    23.573    my_timing/horizontal_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/hsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.253ns  (logic 0.459ns (14.110%)  route 2.794ns (85.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.794    14.964    my_draw_background/Q
    SLICE_X0Y110         FDRE                                         r  my_draw_background/hsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.681    23.686    my_draw_background/pclk
    SLICE_X0Y110         FDRE                                         r  my_draw_background/hsync_out_reg/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.087    24.169    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    23.740    my_draw_background/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         23.740    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/vsync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.253ns  (logic 0.459ns (14.110%)  route 2.794ns (85.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.794    14.964    my_draw_background/Q
    SLICE_X0Y110         FDRE                                         r  my_draw_background/vsync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.681    23.686    my_draw_background/pclk
    SLICE_X0Y110         FDRE                                         r  my_draw_background/vsync_out_reg/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.087    24.169    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.429    23.740    my_draw_background/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         23.740    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.220ns  (logic 0.459ns (14.255%)  route 2.761ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 23.678 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.761    14.931    my_timing/Q
    SLICE_X0Y131         FDRE                                         r  my_timing/vertical_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.673    23.678    my_timing/pclk
    SLICE_X0Y131         FDRE                                         r  my_timing/vertical_counter_reg[10]/C
                         clock pessimism              0.571    24.248    
                         clock uncertainty           -0.087    24.161    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    23.732    my_timing/vertical_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.732    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vertical_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        3.220ns  (logic 0.459ns (14.255%)  route 2.761ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 23.678 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 11.711 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    11.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    12.170 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         2.761    14.931    my_timing/Q
    SLICE_X0Y131         FDRE                                         r  my_timing/vertical_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.673    23.678    my_timing/pclk
    SLICE_X0Y131         FDRE                                         r  my_timing/vertical_counter_reg[11]/C
                         clock pessimism              0.571    24.248    
                         clock uncertainty           -0.087    24.161    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    23.732    my_timing/vertical_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         23.732    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  8.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.898 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.842    my_clk_generator/seq_reg2[0]
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.075    -0.964    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 my_draw_background/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.665    -0.516    my_draw_background/pclk
    SLICE_X3Y127         FDRE                                         r  my_draw_background/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  my_draw_background/vcount_out_reg[5]/Q
                         net (fo=14, routed)          0.077    -0.298    my_draw_background/vcount_out_reg[11]_0[5]
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  my_draw_background/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    my_draw_rect/rgb_nxt[2]
    SLICE_X2Y127         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.937    -0.752    my_draw_rect/pclk
    SLICE_X2Y127         FDRE                                         r  my_draw_rect/rgb_out_reg[10]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.121    -0.382    my_draw_rect/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 my_draw_background/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.665    -0.516    my_draw_background/pclk
    SLICE_X3Y127         FDRE                                         r  my_draw_background/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_draw_background/vcount_out_reg[5]/Q
                         net (fo=14, routed)          0.079    -0.296    my_draw_background/vcount_out_reg[11]_0[5]
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  my_draw_background/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.251    my_draw_rect/vcount_out_reg[5]_2
    SLICE_X2Y127         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.937    -0.752    my_draw_rect/pclk
    SLICE_X2Y127         FDRE                                         r  my_draw_rect/rgb_out_reg[7]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.120    -0.383    my_draw_rect/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_draw_background/vblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/vblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.665    -0.516    my_draw_background/pclk
    SLICE_X0Y122         FDRE                                         r  my_draw_background/vblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_draw_background/vblnk_out_reg/Q
                         net (fo=1, routed)           0.119    -0.255    my_draw_rect/vblnk_out_reg_0
    SLICE_X0Y121         FDRE                                         r  my_draw_rect/vblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.938    -0.751    my_draw_rect/pclk
    SLICE_X0Y121         FDRE                                         r  my_draw_rect/vblnk_out_reg/C
                         clock pessimism              0.249    -0.502    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.070    -0.432    my_draw_rect/vblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_MouseDisplay/blue_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.669    -0.512    my_MouseDisplay/pclk
    SLICE_X0Y117         FDSE                                         r  my_MouseDisplay/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDSE (Prop_fdse_C_Q)         0.141    -0.371 r  my_MouseDisplay/blue_out_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.263    blue_out[3]
    SLICE_X1Y117         FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.942    -0.747    pclk
    SLICE_X1Y117         FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.047    -0.452    b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.128    -0.911 r  my_clk_generator/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.856    my_clk_generator/seq_reg2[6]
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y35         FDCE                                         r  my_clk_generator/seq_reg2_reg[7]/C
                         clock pessimism              0.267    -1.039    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)        -0.006    -1.045    my_clk_generator/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 my_draw_background/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/hcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    -0.545    my_draw_background/pclk
    SLICE_X11Y128        FDRE                                         r  my_draw_background/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  my_draw_background/hcount_out_reg[0]/Q
                         net (fo=5, routed)           0.133    -0.271    my_draw_rect/hcount_out_reg[11]_1[0]
    SLICE_X10Y128        FDRE                                         r  my_draw_rect/hcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.909    -0.780    my_draw_rect/pclk
    SLICE_X10Y128        FDRE                                         r  my_draw_rect/hcount_out_reg[0]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.063    -0.469    my_draw_rect/hcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vsync_out_M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.662%)  route 0.431ns (75.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.584    -0.597    pclk
    SLICE_X0Y70          FDRE                                         r  vsync_out_M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vsync_out_M_reg/Q
                         net (fo=1, routed)           0.431    -0.026    vsync_out_M
    SLICE_X0Y49          FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.867    -0.823    pclk
    SLICE_X0Y49          FDRE                                         r  vs_reg/C
                         clock pessimism              0.508    -0.314    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.066    -0.248    vs_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 my_timing/horizontal_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/horizontal_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.640    -0.541    my_timing/pclk
    SLICE_X11Y132        FDRE                                         r  my_timing/horizontal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  my_timing/horizontal_counter_reg[0]/Q
                         net (fo=20, routed)          0.129    -0.270    my_timing/hcount_out_reg[11][0]
    SLICE_X11Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  my_timing/horizontal_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    my_timing/horizontal_counter[0]_i_1_n_0
    SLICE_X11Y132        FDRE                                         r  my_timing/horizontal_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.913    -0.776    my_timing/pclk
    SLICE_X11Y132        FDRE                                         r  my_timing/horizontal_counter_reg[0]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X11Y132        FDRE (Hold_fdre_C_D)         0.091    -0.450    my_timing/horizontal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 my_MouseDisplay/green_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.666    -0.515    my_MouseDisplay/pclk
    SLICE_X1Y120         FDSE                                         r  my_MouseDisplay/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDSE (Prop_fdse_C_Q)         0.141    -0.374 r  my_MouseDisplay/green_out_reg[2]/Q
                         net (fo=1, routed)           0.172    -0.202    green_out[2]
    SLICE_X1Y117         FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.942    -0.747    pclk
    SLICE_X1Y117         FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070    -0.428    g_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y109     b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y109     b_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y117     b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y117     b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y109     g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y109     g_reg[1]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y70      hsync_out_M_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X35Y35     my_clk_generator/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y109     b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y109     b_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y117     b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y117     b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y109     g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y109     g_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y117     g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y117     g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      hs_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X2Y117     my_MouseDisplay/blue_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.312ns  (logic 0.583ns (44.428%)  route 0.729ns (55.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.389    37.560    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.124    37.684 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.340    38.024    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X17Y123        FDRE (Setup_fdre_C_R)       -0.429    38.366    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.312ns  (logic 0.583ns (44.428%)  route 0.729ns (55.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.389    37.560    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.124    37.684 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.340    38.024    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X17Y123        FDRE (Setup_fdre_C_R)       -0.429    38.366    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.312ns  (logic 0.583ns (44.428%)  route 0.729ns (55.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.389    37.560    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.124    37.684 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.340    38.024    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X17Y123        FDRE (Setup_fdre_C_R)       -0.429    38.366    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.312ns  (logic 0.583ns (44.428%)  route 0.729ns (55.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.389    37.560    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.124    37.684 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.340    38.024    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X17Y123        FDRE (Setup_fdre_C_R)       -0.429    38.366    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.488ns  (logic 0.583ns (39.185%)  route 0.905ns (60.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.376    38.199    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[1]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y125        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.199    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.488ns  (logic 0.583ns (39.185%)  route 0.905ns (60.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.376    38.199    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y125        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.199    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.488ns  (logic 0.583ns (39.185%)  route 0.905ns (60.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.376    38.199    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y125        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.199    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.488ns  (logic 0.583ns (39.185%)  route 0.905ns (60.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.376    38.199    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y125        FDRE                                         r  my_MouseCtl/tx_data_reg[7]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y125        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.199    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.456ns  (logic 0.583ns (40.043%)  route 0.873ns (59.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344    38.167    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y124        FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y124        FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y124        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.167    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.456ns  (logic 0.583ns (40.043%)  route 0.873ns (59.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.529    37.700    my_MouseCtl/Q
    SLICE_X18Y123        LUT2 (Prop_lut2_I1_O)        0.124    37.824 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344    38.167    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X18Y124        FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.597    38.602    my_MouseCtl/clk100MHz
    SLICE_X18Y124        FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.398    39.000    
                         clock uncertainty           -0.207    38.793    
    SLICE_X18Y124        FDRE (Setup_fdre_C_CE)      -0.205    38.588    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                         -38.167    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.452ns  (logic 0.191ns (42.244%)  route 0.261ns (57.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.261    12.362    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X18Y123        LUT6 (Prop_lut6_I4_O)        0.045    12.407 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.407    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X18Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X18Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X18Y123        FDRE (Hold_fdre_C_D)         0.092    10.069    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.069    
                         arrival time                          12.407    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.406ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.851%)  route 0.327ns (63.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 9.214 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.327    12.428    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X20Y124        LUT5 (Prop_lut5_I3_O)        0.045    12.473 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.473    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X20Y124        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.903     9.214    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X20Y124        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.769    
                         clock uncertainty            0.207     9.976    
    SLICE_X20Y124        FDRE (Hold_fdre_C_D)         0.091    10.067    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.067    
                         arrival time                          12.473    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.519ns  (logic 0.191ns (36.780%)  route 0.328ns (63.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 9.214 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 r  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.328    12.429    my_MouseCtl/Q
    SLICE_X20Y124        LUT3 (Prop_lut3_I1_O)        0.045    12.474 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.474    my_MouseCtl/write_data_i_1_n_0
    SLICE_X20Y124        FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.903     9.214    my_MouseCtl/clk100MHz
    SLICE_X20Y124        FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.769    
                         clock uncertainty            0.207     9.976    
    SLICE_X20Y124        FDRE (Hold_fdre_C_D)         0.092    10.068    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.068    
                         arrival time                          12.474    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.655%)  route 0.316ns (62.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.200    12.302    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.045    12.347 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.462    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_R)        -0.018     9.959    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.959    
                         arrival time                          12.462    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.655%)  route 0.316ns (62.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.200    12.302    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.045    12.347 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.462    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_R)        -0.018     9.959    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.959    
                         arrival time                          12.462    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.655%)  route 0.316ns (62.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.200    12.302    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.045    12.347 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.462    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_R)        -0.018     9.959    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.959    
                         arrival time                          12.462    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.655%)  route 0.316ns (62.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.200    12.302    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X17Y122        LUT2 (Prop_lut2_I1_O)        0.045    12.347 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.116    12.462    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_R)        -0.018     9.959    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.959    
                         arrival time                          12.462    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.897%)  route 0.327ns (63.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.203    12.305    my_internal_reset/Q
    SLICE_X17Y122        LUT1 (Prop_lut1_I0_O)        0.045    12.350 r  my_internal_reset/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.123    12.473    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_CE)       -0.039     9.938    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.938    
                         arrival time                          12.473    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.897%)  route 0.327ns (63.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.203    12.305    my_internal_reset/Q
    SLICE_X17Y122        LUT1 (Prop_lut1_I0_O)        0.045    12.350 r  my_internal_reset/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.123    12.473    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_CE)       -0.039     9.938    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.938    
                         arrival time                          12.473    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.897%)  route 0.327ns (63.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 9.215 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.203    12.305    my_internal_reset/Q
    SLICE_X17Y122        LUT1 (Prop_lut1_I0_O)        0.045    12.350 r  my_internal_reset/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.123    12.473    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.904     9.215    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X17Y123        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.770    
                         clock uncertainty            0.207     9.977    
    SLICE_X17Y123        FDRE (Hold_fdre_C_CE)       -0.039     9.938    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.938    
                         arrival time                          12.473    
  -------------------------------------------------------------------
                         slack                                  2.535    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.453%)  route 1.774ns (79.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 23.606 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X15Y126        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.456    19.666 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           1.774    21.440    my_position_memory/xpos_reg[11][2]
    SLICE_X15Y127        FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.601    23.606    my_position_memory/pclk
    SLICE_X15Y127        FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.398    24.004    
                         clock uncertainty           -0.207    23.797    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.109    23.688    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.688    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.246ns  (logic 0.456ns (20.306%)  route 1.790ns (79.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.727    19.215    my_MouseCtl/clk100MHz
    SLICE_X15Y129        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.456    19.671 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.790    21.461    my_position_memory/xpos_reg[11][9]
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.604    23.609    my_position_memory/pclk
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.398    24.007    
                         clock uncertainty           -0.207    23.800    
    SLICE_X15Y130        FDRE (Setup_fdre_C_D)       -0.081    23.719    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                         -21.461    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.236ns  (logic 0.518ns (23.171%)  route 1.718ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.718    21.446    my_position_memory/D[1]
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)       -0.081    23.715    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                         -21.446    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.248ns  (logic 0.518ns (23.045%)  route 1.730ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           1.730    21.458    my_position_memory/D[4]
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[4]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X9Y126         FDRE (Setup_fdre_C_D)       -0.061    23.735    my_position_memory/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                         -21.458    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.306ns  (logic 0.518ns (22.463%)  route 1.788ns (77.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 23.670 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.721    19.209    my_MouseCtl/clk100MHz
    SLICE_X10Y125        FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.518    19.727 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           1.788    21.516    my_position_memory/D[6]
    SLICE_X5Y125         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.665    23.670    my_position_memory/pclk
    SLICE_X5Y125         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.398    24.068    
                         clock uncertainty           -0.207    23.861    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)       -0.067    23.794    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.794    
                         arrival time                         -21.516    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.239ns  (logic 0.518ns (23.138%)  route 1.721ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 19.210 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.722    19.210    my_MouseCtl/clk100MHz
    SLICE_X14Y126        FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDRE (Prop_fdre_C_Q)         0.518    19.728 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.721    21.449    my_position_memory/xpos_reg[11][3]
    SLICE_X11Y126        FDRE                                         r  my_position_memory/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X11Y126        FDRE                                         r  my_position_memory/xpos_out_reg[3]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X11Y126        FDRE (Setup_fdre_C_D)       -0.067    23.729    my_position_memory/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.729    
                         arrival time                         -21.449    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.212ns  (logic 0.518ns (23.414%)  route 1.694ns (76.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.727    19.215    my_MouseCtl/clk100MHz
    SLICE_X14Y129        FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.518    19.733 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.694    21.428    my_position_memory/xpos_reg[11][11]
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.604    23.609    my_position_memory/pclk
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.398    24.007    
                         clock uncertainty           -0.207    23.800    
    SLICE_X13Y129        FDRE (Setup_fdre_C_D)       -0.081    23.719    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                         -21.428    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.182ns  (logic 0.518ns (23.744%)  route 1.664ns (76.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.727    19.215    my_MouseCtl/clk100MHz
    SLICE_X14Y129        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.518    19.733 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.664    21.397    my_position_memory/xpos_reg[11][8]
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.604    23.609    my_position_memory/pclk
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.398    24.007    
                         clock uncertainty           -0.207    23.800    
    SLICE_X13Y129        FDRE (Setup_fdre_C_D)       -0.061    23.739    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -21.397    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.003%)  route 1.715ns (78.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 23.609 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 19.216 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.728    19.216    my_MouseCtl/clk100MHz
    SLICE_X16Y130        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y130        FDRE (Prop_fdre_C_Q)         0.456    19.672 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.715    21.388    my_position_memory/xpos_reg[11][6]
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.604    23.609    my_position_memory/pclk
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.398    24.007    
                         clock uncertainty           -0.207    23.800    
    SLICE_X15Y130        FDRE (Setup_fdre_C_D)       -0.067    23.733    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.179ns  (logic 0.518ns (23.775%)  route 1.661ns (76.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 23.605 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 19.209 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.721    19.209    my_MouseCtl/clk100MHz
    SLICE_X10Y124        FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518    19.727 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           1.661    21.388    my_position_memory/D[5]
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.600    23.605    my_position_memory/pclk
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[5]/C
                         clock pessimism              0.398    24.003    
                         clock uncertainty           -0.207    23.796    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)       -0.061    23.735    my_position_memory/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.735    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                  2.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.472%)  route 0.600ns (78.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.600     0.217    my_position_memory/D[10]
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.906    -0.783    my_position_memory/pclk
    SLICE_X9Y126         FDRE                                         r  my_position_memory/ypos_out_reg[10]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.070     0.049    my_position_memory/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.558%)  route 0.597ns (78.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.636    -0.545    my_MouseCtl/clk100MHz
    SLICE_X14Y127        FDRE                                         r  my_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  my_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.597     0.216    my_position_memory/xpos_reg[11][5]
    SLICE_X11Y127        FDRE                                         r  my_position_memory/xpos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.908    -0.781    my_position_memory/pclk
    SLICE_X11Y127        FDRE                                         r  my_position_memory/xpos_out_reg[5]/C
                         clock pessimism              0.555    -0.226    
                         clock uncertainty            0.207    -0.019    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.066     0.047    my_position_memory/xpos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.450%)  route 0.623ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.636    -0.545    my_MouseCtl/clk100MHz
    SLICE_X17Y127        FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.623     0.219    my_position_memory/xpos_reg[11][7]
    SLICE_X17Y128        FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.907    -0.782    my_position_memory/pclk
    SLICE_X17Y128        FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.207    -0.020    
    SLICE_X17Y128        FDRE (Hold_fdre_C_D)         0.061     0.041    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.064%)  route 0.615ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.636    -0.545    my_MouseCtl/clk100MHz
    SLICE_X14Y127        FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.615     0.234    my_position_memory/xpos_reg[11][4]
    SLICE_X11Y127        FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.908    -0.781    my_position_memory/pclk
    SLICE_X11Y127        FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.226    
                         clock uncertainty            0.207    -0.019    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.070     0.051    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.544    my_MouseCtl/clk100MHz
    SLICE_X14Y129        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.618     0.238    my_position_memory/xpos_reg[11][10]
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.909    -0.780    my_position_memory/pclk
    SLICE_X13Y129        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.555    -0.225    
                         clock uncertainty            0.207    -0.018    
    SLICE_X13Y129        FDRE (Hold_fdre_C_D)         0.070     0.052    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.248%)  route 0.646ns (79.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.633    -0.548    my_MouseCtl/clk100MHz
    SLICE_X10Y124        FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.646     0.262    my_position_memory/D[3]
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.906    -0.783    my_position_memory/pclk
    SLICE_X10Y123        FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.087     0.066    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.164ns (20.881%)  route 0.621ns (79.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  my_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.621     0.239    my_position_memory/D[8]
    SLICE_X10Y126        FDRE                                         r  my_position_memory/ypos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.906    -0.783    my_position_memory/pclk
    SLICE_X10Y126        FDRE                                         r  my_position_memory/ypos_out_reg[8]/C
                         clock pessimism              0.555    -0.228    
                         clock uncertainty            0.207    -0.021    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.059     0.038    my_position_memory/ypos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.148ns (19.180%)  route 0.624ns (80.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X12Y126        FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.399 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.624     0.225    my_position_memory/D[9]
    SLICE_X5Y126         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.933    -0.756    my_position_memory/pclk
    SLICE_X5Y126         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.555    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.017     0.023    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.623%)  route 0.659ns (82.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.638    -0.543    my_MouseCtl/clk100MHz
    SLICE_X16Y130        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.659     0.257    my_position_memory/xpos_reg[11][6]
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.910    -0.779    my_position_memory/pclk
    SLICE_X15Y130        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.224    
                         clock uncertainty            0.207    -0.017    
    SLICE_X15Y130        FDRE (Hold_fdre_C_D)         0.070     0.053    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.512%)  route 0.664ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.634    -0.547    my_MouseCtl/clk100MHz
    SLICE_X15Y126        FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.664     0.258    my_position_memory/xpos_reg[11][1]
    SLICE_X15Y127        FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.907    -0.782    my_position_memory/pclk
    SLICE_X15Y127        FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.555    -0.227    
                         clock uncertainty            0.207    -0.020    
    SLICE_X15Y127        FDRE (Hold_fdre_C_D)         0.061     0.041    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_sign_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.229ns  (logic 0.459ns (37.344%)  route 0.770ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 38.607 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.770    37.941    my_MouseCtl/Q
    SLICE_X18Y121        FDCE                                         f  my_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.602    38.607    my_MouseCtl/clk100MHz
    SLICE_X18Y121        FDCE                                         r  my_MouseCtl/x_sign_reg/C
                         clock pessimism              0.398    39.005    
                         clock uncertainty           -0.207    38.798    
    SLICE_X18Y121        FDCE (Recov_fdce_C_CLR)     -0.405    38.393    my_MouseCtl/x_sign_reg
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_sign_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.229ns  (logic 0.459ns (37.344%)  route 0.770ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 38.607 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.770    37.941    my_MouseCtl/Q
    SLICE_X18Y121        FDCE                                         f  my_MouseCtl/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.602    38.607    my_MouseCtl/clk100MHz
    SLICE_X18Y121        FDCE                                         r  my_MouseCtl/y_sign_reg/C
                         clock pessimism              0.398    39.005    
                         clock uncertainty           -0.207    38.798    
    SLICE_X18Y121        FDCE (Recov_fdce_C_CLR)     -0.405    38.393    my_MouseCtl/y_sign_reg
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.219ns  (logic 0.459ns (37.667%)  route 0.760ns (62.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.760    37.930    my_MouseCtl/Q
    SLICE_X17Y122        FDCE                                         f  my_MouseCtl/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.600    38.605    my_MouseCtl/clk100MHz
    SLICE_X17Y122        FDCE                                         r  my_MouseCtl/y_new_reg/C
                         clock pessimism              0.398    39.003    
                         clock uncertainty           -0.207    38.796    
    SLICE_X17Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.391    my_MouseCtl/y_new_reg
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                         -37.930    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.117ns  (logic 0.459ns (41.097%)  route 0.658ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.658    37.828    my_MouseCtl/Q
    SLICE_X20Y122        FDCE                                         f  my_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/clk100MHz
    SLICE_X20Y122        FDCE                                         r  my_MouseCtl/x_inc_reg[2]/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X20Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.390    my_MouseCtl/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                         -37.828    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.117ns  (logic 0.459ns (41.097%)  route 0.658ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.658    37.828    my_MouseCtl/Q
    SLICE_X20Y122        FDCE                                         f  my_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/clk100MHz
    SLICE_X20Y122        FDCE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X20Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.390    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                         -37.828    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.117ns  (logic 0.459ns (41.097%)  route 0.658ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.658    37.828    my_MouseCtl/Q
    SLICE_X20Y122        FDCE                                         f  my_MouseCtl/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.599    38.604    my_MouseCtl/clk100MHz
    SLICE_X20Y122        FDCE                                         r  my_MouseCtl/x_inc_reg[5]/C
                         clock pessimism              0.398    39.002    
                         clock uncertainty           -0.207    38.795    
    SLICE_X20Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.390    my_MouseCtl/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                         -37.828    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.118ns  (logic 0.459ns (41.040%)  route 0.659ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.659    37.830    my_MouseCtl/Q
    SLICE_X15Y122        FDCE                                         f  my_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.601    38.606    my_MouseCtl/clk100MHz
    SLICE_X15Y122        FDCE                                         r  my_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.398    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.392    my_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[3]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.118ns  (logic 0.459ns (41.040%)  route 0.659ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.659    37.830    my_MouseCtl/Q
    SLICE_X15Y122        FDCE                                         f  my_MouseCtl/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.601    38.606    my_MouseCtl/clk100MHz
    SLICE_X15Y122        FDCE                                         r  my_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.398    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.392    my_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.118ns  (logic 0.459ns (41.040%)  route 0.659ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.659    37.830    my_MouseCtl/Q
    SLICE_X15Y122        FDCE                                         f  my_MouseCtl/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.601    38.606    my_MouseCtl/clk100MHz
    SLICE_X15Y122        FDCE                                         r  my_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.398    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.392    my_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.118ns  (logic 0.459ns (41.040%)  route 0.659ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.789ns = ( 36.711 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         1.723    36.711    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.459    37.170 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.659    37.830    my_MouseCtl/Q
    SLICE_X15Y122        FDCE                                         f  my_MouseCtl/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.601    38.606    my_MouseCtl/clk100MHz
    SLICE_X15Y122        FDCE                                         r  my_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.398    39.004    
                         clock uncertainty           -0.207    38.797    
    SLICE_X15Y122        FDCE (Recov_fdce_C_CLR)     -0.405    38.392    my_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -37.830    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.438ns  (logic 0.146ns (33.307%)  route 0.292ns (66.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.292    12.393    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X12Y122        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.907     9.218    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X12Y122        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555     9.773    
                         clock uncertainty            0.207     9.980    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.067     9.913    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.913    
                         arrival time                          12.393    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.704%)  route 0.300ns (67.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.300    12.402    my_MouseCtl/Q
    SLICE_X14Y122        FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.907     9.218    my_MouseCtl/clk100MHz
    SLICE_X14Y122        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.555     9.773    
                         clock uncertainty            0.207     9.980    
    SLICE_X14Y122        FDCE (Remov_fdce_C_CLR)     -0.067     9.913    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.913    
                         arrival time                          12.402    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.704%)  route 0.300ns (67.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.300    12.402    my_MouseCtl/Q
    SLICE_X14Y122        FDCE                                         f  my_MouseCtl/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.907     9.218    my_MouseCtl/clk100MHz
    SLICE_X14Y122        FDCE                                         r  my_MouseCtl/x_inc_reg[6]/C
                         clock pessimism              0.555     9.773    
                         clock uncertainty            0.207     9.980    
    SLICE_X14Y122        FDCE (Remov_fdce_C_CLR)     -0.067     9.913    my_MouseCtl/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.913    
                         arrival time                          12.402    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.676%)  route 0.275ns (65.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.275    12.376    my_MouseCtl/Q
    SLICE_X18Y122        FDCE                                         f  my_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.906     9.217    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/x_overflow_reg/C
                         clock pessimism              0.555     9.772    
                         clock uncertainty            0.207     9.979    
    SLICE_X18Y122        FDCE (Remov_fdce_C_CLR)     -0.092     9.887    my_MouseCtl/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.887    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.676%)  route 0.275ns (65.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.275    12.376    my_MouseCtl/Q
    SLICE_X18Y122        FDCE                                         f  my_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.906     9.217    my_MouseCtl/clk100MHz
    SLICE_X18Y122        FDCE                                         r  my_MouseCtl/y_overflow_reg/C
                         clock pessimism              0.555     9.772    
                         clock uncertainty            0.207     9.979    
    SLICE_X18Y122        FDCE (Remov_fdce_C_CLR)     -0.092     9.887    my_MouseCtl/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.887    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.232%)  route 0.281ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.281    12.382    my_MouseCtl/Q
    SLICE_X23Y122        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.906     9.217    my_MouseCtl/clk100MHz
    SLICE_X23Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555     9.772    
                         clock uncertainty            0.207     9.979    
    SLICE_X23Y122        FDCE (Remov_fdce_C_CLR)     -0.092     9.887    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.887    
                         arrival time                          12.382    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.232%)  route 0.281ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.281    12.382    my_MouseCtl/Q
    SLICE_X23Y122        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.906     9.217    my_MouseCtl/clk100MHz
    SLICE_X23Y122        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555     9.772    
                         clock uncertainty            0.207     9.979    
    SLICE_X23Y122        FDCE (Remov_fdce_C_CLR)     -0.092     9.887    my_MouseCtl/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.887    
                         arrival time                          12.382    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.960%)  route 0.284ns (66.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.284    12.385    my_MouseCtl/Q
    SLICE_X18Y120        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.908     9.219    my_MouseCtl/clk100MHz
    SLICE_X18Y120        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.555     9.774    
                         clock uncertainty            0.207     9.981    
    SLICE_X18Y120        FDCE (Remov_fdce_C_CLR)     -0.092     9.889    my_MouseCtl/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.889    
                         arrival time                          12.385    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.960%)  route 0.284ns (66.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.284    12.385    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X18Y120        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.908     9.219    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X18Y120        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555     9.774    
                         clock uncertainty            0.207     9.981    
    SLICE_X18Y120        FDCE (Remov_fdce_C_CLR)     -0.092     9.889    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.889    
                         arrival time                          12.385    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.960%)  route 0.284ns (66.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 11.955 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=154, routed)         0.636    11.955    my_internal_reset/pclk
    SLICE_X19Y122        FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDPE (Prop_fdpe_C_Q)         0.146    12.101 f  my_internal_reset/reset_out_reg/Q
                         net (fo=158, routed)         0.284    12.385    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X18Y120        FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.908     9.219    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X18Y120        FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555     9.774    
                         clock uncertainty            0.207     9.981    
    SLICE_X18Y120        FDCE (Remov_fdce_C_CLR)     -0.092     9.889    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.889    
                         arrival time                          12.385    
  -------------------------------------------------------------------
                         slack                                  2.496    





