<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.12.19.00:33:17"
 outputDirectory="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_CLKIN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_CLKIN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_CLKIN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="global_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="global_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="qsys_clkin" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="qsys_clkin_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="receivertopqsys_0_ofdmadccontrol_external_adc"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="receivertopqsys_0_ofdmadccontrol_external_adc_RealData"
       direction="input"
       role="RealData"
       width="14" />
   <port
       name="receivertopqsys_0_ofdmadccontrol_external_adc_ImagData"
       direction="input"
       role="ImagData"
       width="14" />
  </interface>
  <interface
     name="transmittertopqsys_0_externalspi_export_0"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="transmittertopqsys_0_externalspi_export_0_mosi"
       direction="input"
       role="mosi"
       width="1" />
   <port
       name="transmittertopqsys_0_externalspi_export_0_nss"
       direction="input"
       role="nss"
       width="1" />
   <port
       name="transmittertopqsys_0_externalspi_export_0_miso"
       direction="bidir"
       role="miso"
       width="1" />
   <port
       name="transmittertopqsys_0_externalspi_export_0_sclk"
       direction="input"
       role="sclk"
       width="1" />
  </interface>
  <interface
     name="transmittertopqsys_0_ofdmdaccontrol_dac_control"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="qsys_clkin" />
   <property name="associatedReset" value="" />
   <port
       name="transmittertopqsys_0_ofdmdaccontrol_dac_control_chadata"
       direction="output"
       role="chadata"
       width="14" />
   <port
       name="transmittertopqsys_0_ofdmdaccontrol_dac_control_chbdata"
       direction="output"
       role="chbdata"
       width="14" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="DigiCQSys:1.0:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_QSYS_CLKIN_CLOCK_DOMAIN=-1,AUTO_QSYS_CLKIN_CLOCK_RATE=-1,AUTO_QSYS_CLKIN_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(ReceiverTopQsys:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_ReceiverTopQsys_0(altera_avalon_fifo:16.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=8,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=false,deviceFamilyString=Cyclone V,errorWidth=8,fifoDepth=8192,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=true)(altera_fft_ii:16.1:CALC_LATENCY=1024,THROUGHPUT_LATENCY=1024,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=14,in_width_derived=14,length=1024,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=14,selected_device_family=Cyclone V,twid_width=14,twid_width_derived=14)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=3,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=3,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(OFDM_ADC_Control:1.0:)(OFDM_Channel_Equalization:1.0:)(OFDM_Prefix_Wipe:1.0:)(OFDM_Symbol_Sync:1.0:)(altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=5,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=true,gui_active_clk=false,gui_actual_divide_factor0=10,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=8,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=40.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=4,4,256,256,false,true,false,false,5,5,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Fractional-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=4,m_cnt_lo_div=4,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=40.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=400.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(QAM_Demodulation:1.0:)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(TransmitterTopQsys:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_TransmitterTopQsys_0(FFT_Data_Adapter:1.0:EXTRA_LEFT_PADDING=5,EXTRA_RIGHT_PADDING=9,INPUT_SYMBOL_WIDTH=2,INVERSE_FFT=1)(OFDMCPAdder:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder(Avalon_ST_Demux:1.0:INPUT_WIDTH=38)(CPAdderRouter:1.0:CP_Length=64,INPUT_WIDTH=38,Packet_Length=256)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=38,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=32768,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(OFDM_DAC_Control:1.0:)(altera_fft_ii:16.1:CALC_LATENCY=256,THROUGHPUT_LATENCY=256,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=16,in_width_derived=16,length=256,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=16,selected_device_family=Cyclone V,twid_width=16,twid_width_derived=16)(Packet_Symbol_Width_adapter:1.0:INPUT_SYMBOL_WIDTH=64,OUTPUT_SYMBOL_WIDTH=4)(QAM_Modulation:1.0:MOD_OUT_WIDTH=2,PIPELINE_DEEPTH=16,QAM_STAGE=4)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(Fix_Length_Bytes2Packets:1.0:BITS_PER_BYTES=8,BYTES_PER_SYMBOL=4,SYMBOL_PER_PACKET=16)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(spislave:16.1:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,SYNC_DEPTH=2)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys"
   kind="DigiCQSys"
   version="1.0"
   name="DigiCQSys">
  <parameter name="AUTO_GENERATION_ID" value="1545150773" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_QSYS_CLKIN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_QSYS_CLKIN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="AUTO_QSYS_CLKIN_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/DigiCQSys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_ADC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Channel_Equalization.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Prefix_Wipe.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Symbol_Sync.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Demodulation.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FFTDataAdapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Avalon_ST_Demux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_DAC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Packet_Symbol_Width_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Modulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FixLengthB2P.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/cn/Desktop/Project/DigiC-Transiver/DigiCQSys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/ReceiverTopQsys.qsys" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_ADC_Control/OFDM_ADC_Control_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Channel_Equalization/OFDM_Channel_Equalization_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Prefix_Wipe/OFDM_Prefix_Wipe_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Symbol_Sync/OFDM_Symbol_Sync_hw.tcl" />
   <file path="C:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM_Demodulation/QAM_Demodulation_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/TransmitterTopQsys.qsys" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FFTDataAdapter/FFT_Data_Adapter_hw.tcl" />
   <file path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder.qsys" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/Avalon_ST_Demux/Avalon_ST_Demux_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMCPAdder/OFDMCPAdderRouter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMDACControl/OFDM_DAC_Control_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/PacketSymbolWidthAdapter/Packet_Symbol_Width_adapter_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM-Modulation/QAM_Modulation_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FixLengthBytes2Packets/Fix_Length_Bytes2Packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 0 starting:DigiCQSys "DigiCQSys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="DigiCQSys"><![CDATA["<b>DigiCQSys</b>" reuses <b>ReceiverTopQsys</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys"><![CDATA["<b>DigiCQSys</b>" reuses <b>TransmitterTopQsys</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:ReceiverTopQsys "submodules/DigiCQSys_ReceiverTopQsys_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has writedata signal 32 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has address signal 10 bit wide, but the slave is 1 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has write signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MMBridge.m0 and MMBridge_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MMBridge_m0_translator.avalon_universal_master_0 and AvalonFIFO_out_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AvalonFIFO_out_translator.avalon_anti_slave_0 and AvalonFIFO.out</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.033s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:2/0.005s/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.063s/0.110s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.timing_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.timing_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_fft_ii</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_IFFT</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_ADC_Control</b> "<b>submodules/OFDM_ADC_Control</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Channel_Equalization</b> "<b>submodules/OFDM_Channel_Equalization</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Prefix_Wipe</b> "<b>submodules/OFDM_Prefix_Wipe</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Symbol_Sync</b> "<b>submodules/OFDM_Symbol_Sync</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_pll</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>QAM_Demodulation</b> "<b>submodules/QAM_Demodulation</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="ReceiverTopQsys_0"><![CDATA["<b>DigiCQSys</b>" instantiated <b>ReceiverTopQsys</b> "<b>ReceiverTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 32 starting:altera_avalon_fifo "submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO"</message>
   <message level="Info" culprit="AvalonFIFO">Starting RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=DigiCQSys_ReceiverTopQsys_0_AvalonFIFO --dir=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen//DigiCQSys_ReceiverTopQsys_0_AvalonFIFO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="AvalonFIFO">Done RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_fifo</b> "<b>AvalonFIFO</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 31 starting:altera_fft_ii "submodules/DigiCQSys_ReceiverTopQsys_0_IFFT"</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex</message>
   <message level="Info" culprit="IFFT"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>IFFT</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 30 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="MMBridge"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>MMBridge</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 29 starting:OFDM_ADC_Control "submodules/OFDM_ADC_Control"</message>
   <message level="Info" culprit="OFDMADCControl"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_ADC_Control</b> "<b>OFDMADCControl</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 28 starting:OFDM_Channel_Equalization "submodules/OFDM_Channel_Equalization"</message>
   <message level="Info" culprit="OFDMChannelEqualization"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Channel_Equalization</b> "<b>OFDMChannelEqualization</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 27 starting:OFDM_Prefix_Wipe "submodules/OFDM_Prefix_Wipe"</message>
   <message level="Info" culprit="OFDMPrefixWipeer"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Prefix_Wipe</b> "<b>OFDMPrefixWipeer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:OFDM_Symbol_Sync "submodules/OFDM_Symbol_Sync"</message>
   <message level="Info" culprit="OFDMSymbolSync"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Symbol_Sync</b> "<b>OFDMSymbolSync</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:altera_pll "submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock"</message>
   <message level="Info" culprit="PLLSampleClock"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_pll</b> "<b>PLLSampleClock</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:QAM_Demodulation "submodules/QAM_Demodulation"</message>
   <message level="Info" culprit="QAMDemodulation"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>QAM_Demodulation</b> "<b>QAMDemodulation</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:altera_mm_interconnect "submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MMBridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MMBridge_m0_translator</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="AvalonFIFO_out_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>AvalonFIFO_out_translator</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 15 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 14 starting:data_format_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 13 starting:channel_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 12 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 11 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 9 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 8 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 19 starting:TransmitterTopQsys "submodules/DigiCQSys_TransmitterTopQsys_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.timing_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.018s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>14</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>FFT_Data_Adapter</b> "<b>submodules/FFTDataAdapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>OFDMCPAdder</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>OFDM_DAC_Control</b> "<b>submodules/OFDM_DAC_Control</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_fft_ii</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>Packet_Symbol_Width_adapter</b> "<b>submodules/Packet_Symbol_Width_adapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>QAM_Modulation</b> "<b>submodules/QAM_Modulation</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>Fix_Length_Bytes2Packets</b> "<b>submodules/FixLengthB2P</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>spislave</b> "<b>submodules/SPIPhy</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="TransmitterTopQsys_0"><![CDATA["<b>DigiCQSys</b>" instantiated <b>TransmitterTopQsys</b> "<b>TransmitterTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:FFT_Data_Adapter "submodules/FFTDataAdapter"</message>
   <message level="Info" culprit="FFTDataAdapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>FFT_Data_Adapter</b> "<b>FFTDataAdapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:OFDMCPAdder "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>Avalon_ST_Demux</b> "<b>submodules/Avalon_ST_Demux</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>CPAdderRouter</b> "<b>submodules/OFDM_Cyclic_Prefix_Adder</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="OFDMCPAdder"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDMCPAdder</b> "<b>OFDMCPAdder</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 7 starting:Avalon_ST_Demux "submodules/Avalon_ST_Demux"</message>
   <message level="Info" culprit="Avalon_ST_Demux_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>Avalon_ST_Demux</b> "<b>Avalon_ST_Demux_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 6 starting:CPAdderRouter "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="CPAdderRouter_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>CPAdderRouter</b> "<b>CPAdderRouter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:OFDM_DAC_Control "submodules/OFDM_DAC_Control"</message>
   <message level="Info" culprit="OFDMDACControl"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDM_DAC_Control</b> "<b>OFDMDACControl</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:altera_fft_ii "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT"</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>OFDMFFT</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v</b>]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:Packet_Symbol_Width_adapter "submodules/Packet_Symbol_Width_adapter"</message>
   <message level="Info" culprit="PacketSymbolWidthadapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Packet_Symbol_Width_adapter</b> "<b>PacketSymbolWidthadapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:QAM_Modulation "submodules/QAM_Modulation"</message>
   <message level="Info" culprit="QAMModulation"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>QAM_Modulation</b> "<b>QAMModulation</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 20 starting:Fix_Length_Bytes2Packets "submodules/FixLengthB2P"</message>
   <message level="Info" culprit="SPIPacketer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Fix_Length_Bytes2Packets</b> "<b>SPIPacketer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 19 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0080_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.415s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\16.1\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0099_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.579s</message>
   <message level="Info" culprit="externalSPI"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>spislave</b> "<b>externalSPI</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 3 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 2 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:timing_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 0 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ReceiverTopQsys:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_ReceiverTopQsys_0(altera_avalon_fifo:16.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=8,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=false,deviceFamilyString=Cyclone V,errorWidth=8,fifoDepth=8192,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=true)(altera_fft_ii:16.1:CALC_LATENCY=1024,THROUGHPUT_LATENCY=1024,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=14,in_width_derived=14,length=1024,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=14,selected_device_family=Cyclone V,twid_width=14,twid_width_derived=14)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=3,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=3,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(OFDM_ADC_Control:1.0:)(OFDM_Channel_Equalization:1.0:)(OFDM_Prefix_Wipe:1.0:)(OFDM_Symbol_Sync:1.0:)(altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=5,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=true,gui_active_clk=false,gui_actual_divide_factor0=10,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=8,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=40.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=4,4,256,256,false,true,false,false,5,5,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Fractional-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=4,m_cnt_lo_div=4,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=40.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=400.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(QAM_Demodulation:1.0:)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0"
   kind="ReceiverTopQsys"
   version="1.0"
   name="DigiCQSys_ReceiverTopQsys_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="1545150773" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_UNIQUE_ID" value="DigiCQSys_ReceiverTopQsys_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_ADC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Channel_Equalization.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Prefix_Wipe.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Symbol_Sync.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Demodulation.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/ReceiverTopQsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_ADC_Control/OFDM_ADC_Control_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Channel_Equalization/OFDM_Channel_Equalization_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Prefix_Wipe/OFDM_Prefix_Wipe_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Symbol_Sync/OFDM_Symbol_Sync_hw.tcl" />
   <file path="C:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM_Demodulation/QAM_Demodulation_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys" as="ReceiverTopQsys_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:ReceiverTopQsys "submodules/DigiCQSys_ReceiverTopQsys_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has writedata signal 32 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has address signal 10 bit wide, but the slave is 1 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has write signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MMBridge.m0 and slave AvalonFIFO.out because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MMBridge.m0 and MMBridge_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MMBridge_m0_translator.avalon_universal_master_0 and AvalonFIFO_out_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AvalonFIFO_out_translator.avalon_anti_slave_0 and AvalonFIFO.out</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.033s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:2/0.005s/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.063s/0.110s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.timing_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.timing_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_fft_ii</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_IFFT</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_ADC_Control</b> "<b>submodules/OFDM_ADC_Control</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Channel_Equalization</b> "<b>submodules/OFDM_Channel_Equalization</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Prefix_Wipe</b> "<b>submodules/OFDM_Prefix_Wipe</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>OFDM_Symbol_Sync</b> "<b>submodules/OFDM_Symbol_Sync</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_pll</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>QAM_Demodulation</b> "<b>submodules/QAM_Demodulation</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ReceiverTopQsys_0"><![CDATA["<b>ReceiverTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="ReceiverTopQsys_0"><![CDATA["<b>DigiCQSys</b>" instantiated <b>ReceiverTopQsys</b> "<b>ReceiverTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 32 starting:altera_avalon_fifo "submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO"</message>
   <message level="Info" culprit="AvalonFIFO">Starting RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=DigiCQSys_ReceiverTopQsys_0_AvalonFIFO --dir=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen//DigiCQSys_ReceiverTopQsys_0_AvalonFIFO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="AvalonFIFO">Done RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_fifo</b> "<b>AvalonFIFO</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 31 starting:altera_fft_ii "submodules/DigiCQSys_ReceiverTopQsys_0_IFFT"</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex</message>
   <message level="Info" culprit="IFFT"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>IFFT</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 30 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="MMBridge"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>MMBridge</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 29 starting:OFDM_ADC_Control "submodules/OFDM_ADC_Control"</message>
   <message level="Info" culprit="OFDMADCControl"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_ADC_Control</b> "<b>OFDMADCControl</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 28 starting:OFDM_Channel_Equalization "submodules/OFDM_Channel_Equalization"</message>
   <message level="Info" culprit="OFDMChannelEqualization"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Channel_Equalization</b> "<b>OFDMChannelEqualization</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 27 starting:OFDM_Prefix_Wipe "submodules/OFDM_Prefix_Wipe"</message>
   <message level="Info" culprit="OFDMPrefixWipeer"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Prefix_Wipe</b> "<b>OFDMPrefixWipeer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:OFDM_Symbol_Sync "submodules/OFDM_Symbol_Sync"</message>
   <message level="Info" culprit="OFDMSymbolSync"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Symbol_Sync</b> "<b>OFDMSymbolSync</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:altera_pll "submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock"</message>
   <message level="Info" culprit="PLLSampleClock"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_pll</b> "<b>PLLSampleClock</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:QAM_Demodulation "submodules/QAM_Demodulation"</message>
   <message level="Info" culprit="QAMDemodulation"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>QAM_Demodulation</b> "<b>QAMDemodulation</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:altera_mm_interconnect "submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MMBridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MMBridge_m0_translator</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="AvalonFIFO_out_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>AvalonFIFO_out_translator</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 15 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 14 starting:data_format_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 13 starting:channel_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 12 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 11 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 9 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 8 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TransmitterTopQsys:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_TransmitterTopQsys_0(FFT_Data_Adapter:1.0:EXTRA_LEFT_PADDING=5,EXTRA_RIGHT_PADDING=9,INPUT_SYMBOL_WIDTH=2,INVERSE_FFT=1)(OFDMCPAdder:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder(Avalon_ST_Demux:1.0:INPUT_WIDTH=38)(CPAdderRouter:1.0:CP_Length=64,INPUT_WIDTH=38,Packet_Length=256)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=38,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=32768,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(OFDM_DAC_Control:1.0:)(altera_fft_ii:16.1:CALC_LATENCY=256,THROUGHPUT_LATENCY=256,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=16,in_width_derived=16,length=256,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=16,selected_device_family=Cyclone V,twid_width=16,twid_width_derived=16)(Packet_Symbol_Width_adapter:1.0:INPUT_SYMBOL_WIDTH=64,OUTPUT_SYMBOL_WIDTH=4)(QAM_Modulation:1.0:MOD_OUT_WIDTH=2,PIPELINE_DEEPTH=16,QAM_STAGE=4)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(Fix_Length_Bytes2Packets:1.0:BITS_PER_BYTES=8,BYTES_PER_SYMBOL=4,SYMBOL_PER_PACKET=16)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(spislave:16.1:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,SYNC_DEPTH=2)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0"
   kind="TransmitterTopQsys"
   version="1.0"
   name="DigiCQSys_TransmitterTopQsys_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="1545150773" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_UNIQUE_ID" value="DigiCQSys_TransmitterTopQsys_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FFTDataAdapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Avalon_ST_Demux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_DAC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Packet_Symbol_Width_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Modulation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FixLengthB2P.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/TransmitterTopQsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FFTDataAdapter/FFT_Data_Adapter_hw.tcl" />
   <file path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder.qsys" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/Avalon_ST_Demux/Avalon_ST_Demux_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMCPAdder/OFDMCPAdderRouter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMDACControl/OFDM_DAC_Control_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/PacketSymbolWidthAdapter/Packet_Symbol_Width_adapter_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM-Modulation/QAM_Modulation_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FixLengthBytes2Packets/Fix_Length_Bytes2Packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys" as="TransmitterTopQsys_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 19 starting:TransmitterTopQsys "submodules/DigiCQSys_TransmitterTopQsys_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.timing_adapter_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.018s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>14</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>15</b> modules, <b>40</b> connections]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>FFT_Data_Adapter</b> "<b>submodules/FFTDataAdapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>OFDMCPAdder</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>OFDM_DAC_Control</b> "<b>submodules/OFDM_DAC_Control</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_fft_ii</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>Packet_Symbol_Width_adapter</b> "<b>submodules/Packet_Symbol_Width_adapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>QAM_Modulation</b> "<b>submodules/QAM_Modulation</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>Fix_Length_Bytes2Packets</b> "<b>submodules/FixLengthB2P</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>spislave</b> "<b>submodules/SPIPhy</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="TransmitterTopQsys_0"><![CDATA["<b>TransmitterTopQsys_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="TransmitterTopQsys_0"><![CDATA["<b>DigiCQSys</b>" instantiated <b>TransmitterTopQsys</b> "<b>TransmitterTopQsys_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:FFT_Data_Adapter "submodules/FFTDataAdapter"</message>
   <message level="Info" culprit="FFTDataAdapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>FFT_Data_Adapter</b> "<b>FFTDataAdapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:OFDMCPAdder "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>Avalon_ST_Demux</b> "<b>submodules/Avalon_ST_Demux</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>CPAdderRouter</b> "<b>submodules/OFDM_Cyclic_Prefix_Adder</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="OFDMCPAdder"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDMCPAdder</b> "<b>OFDMCPAdder</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 7 starting:Avalon_ST_Demux "submodules/Avalon_ST_Demux"</message>
   <message level="Info" culprit="Avalon_ST_Demux_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>Avalon_ST_Demux</b> "<b>Avalon_ST_Demux_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 6 starting:CPAdderRouter "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="CPAdderRouter_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>CPAdderRouter</b> "<b>CPAdderRouter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:OFDM_DAC_Control "submodules/OFDM_DAC_Control"</message>
   <message level="Info" culprit="OFDMDACControl"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDM_DAC_Control</b> "<b>OFDMDACControl</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:altera_fft_ii "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT"</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>OFDMFFT</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v</b>]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:Packet_Symbol_Width_adapter "submodules/Packet_Symbol_Width_adapter"</message>
   <message level="Info" culprit="PacketSymbolWidthadapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Packet_Symbol_Width_adapter</b> "<b>PacketSymbolWidthadapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:QAM_Modulation "submodules/QAM_Modulation"</message>
   <message level="Info" culprit="QAMModulation"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>QAM_Modulation</b> "<b>QAMModulation</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 20 starting:Fix_Length_Bytes2Packets "submodules/FixLengthB2P"</message>
   <message level="Info" culprit="SPIPacketer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Fix_Length_Bytes2Packets</b> "<b>SPIPacketer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 19 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0080_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.415s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\16.1\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0099_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.579s</message>
   <message level="Info" culprit="externalSPI"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>spislave</b> "<b>externalSPI</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 3 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 2 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:timing_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 0 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:16.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=8,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=false,deviceFamilyString=Cyclone V,errorWidth=8,fifoDepth=8192,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=true"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:AvalonFIFO"
   kind="altera_avalon_fifo"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_AvalonFIFO">
  <parameter name="derived_use_avalonMM_rd_slave" value="true" />
  <parameter name="usePacket" value="true" />
  <parameter name="fifoDepth" value="8192" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="derived_use_avalonMM_wr_slave" value="false" />
  <parameter name="derived_use_avalonST_source" value="false" />
  <parameter name="useIRQ" value="true" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="errorWidth" value="8" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="8" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="derived_use_avalonST_sink" value="true" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="false" />
  <parameter name="singleClockMode" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="AvalonFIFO" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 32 starting:altera_avalon_fifo "submodules/DigiCQSys_ReceiverTopQsys_0_AvalonFIFO"</message>
   <message level="Info" culprit="AvalonFIFO">Starting RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=DigiCQSys_ReceiverTopQsys_0_AvalonFIFO --dir=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0081_AvalonFIFO_gen//DigiCQSys_ReceiverTopQsys_0_AvalonFIFO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="AvalonFIFO">Done RTL generation for module 'DigiCQSys_ReceiverTopQsys_0_AvalonFIFO'</message>
   <message level="Info" culprit="AvalonFIFO"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_fifo</b> "<b>AvalonFIFO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fft_ii:16.1:CALC_LATENCY=1024,THROUGHPUT_LATENCY=1024,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=14,in_width_derived=14,length=1024,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=14,selected_device_family=Cyclone V,twid_width=14,twid_width_derived=14"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:IFFT"
   kind="altera_fft_ii"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_IFFT">
  <parameter name="THROUGHPUT_LATENCY" value="1024" />
  <parameter name="in_width_derived" value="14" />
  <parameter name="in_order" value="Natural" />
  <parameter name="hyper_opt" value="false" />
  <parameter name="num_engines_derived" value="1" />
  <parameter name="twid_width_derived" value="14" />
  <parameter name="length" value="1024" />
  <parameter name="out_order" value="Natural" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="dsp_resource_opt" value="false" />
  <parameter name="CALC_LATENCY" value="1024" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="data_rep" value="Block Floating Point" />
  <parameter name="in_width" value="14" />
  <parameter name="engine_arch" value="Quad Output" />
  <parameter name="data_flow" value="Streaming" />
  <parameter name="out_width" value="29" />
  <parameter name="num_engines" value="1" />
  <parameter name="out_width_derived" value="14" />
  <parameter name="hard_fp" value="false" />
  <parameter name="twid_width" value="14" />
  <parameter name="direction" value="Bi-directional" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_IFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="IFFT" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 31 starting:altera_fft_ii "submodules/DigiCQSys_ReceiverTopQsys_0_IFFT"</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024cos.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_2n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_3n1024sin.hex</message>
   <message level="Info" culprit="IFFT">--- add file: DigiCQSys_ReceiverTopQsys_0_IFFT_1n1024cos.hex</message>
   <message level="Info" culprit="IFFT"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>IFFT</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=3,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=3,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:MMBridge"
   kind="altera_avalon_mm_bridge"
   version="16.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="MMBridge" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 30 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="MMBridge"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>MMBridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_ADC_Control:1.0:"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:OFDMADCControl"
   kind="OFDM_ADC_Control"
   version="1.0"
   name="OFDM_ADC_Control">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_ADC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_ADC_Control/OFDM_ADC_Control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="OFDMADCControl" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 29 starting:OFDM_ADC_Control "submodules/OFDM_ADC_Control"</message>
   <message level="Info" culprit="OFDMADCControl"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_ADC_Control</b> "<b>OFDMADCControl</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_Channel_Equalization:1.0:"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:OFDMChannelEqualization"
   kind="OFDM_Channel_Equalization"
   version="1.0"
   name="OFDM_Channel_Equalization">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Channel_Equalization.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Channel_Equalization/OFDM_Channel_Equalization_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0"
     as="OFDMChannelEqualization" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 28 starting:OFDM_Channel_Equalization "submodules/OFDM_Channel_Equalization"</message>
   <message level="Info" culprit="OFDMChannelEqualization"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Channel_Equalization</b> "<b>OFDMChannelEqualization</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_Prefix_Wipe:1.0:"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:OFDMPrefixWipeer"
   kind="OFDM_Prefix_Wipe"
   version="1.0"
   name="OFDM_Prefix_Wipe">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Prefix_Wipe.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Prefix_Wipe/OFDM_Prefix_Wipe_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="OFDMPrefixWipeer" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 27 starting:OFDM_Prefix_Wipe "submodules/OFDM_Prefix_Wipe"</message>
   <message level="Info" culprit="OFDMPrefixWipeer"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Prefix_Wipe</b> "<b>OFDMPrefixWipeer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_Symbol_Sync:1.0:"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:OFDMSymbolSync"
   kind="OFDM_Symbol_Sync"
   version="1.0"
   name="OFDM_Symbol_Sync">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Symbol_Sync.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDM_Symbol_Sync/OFDM_Symbol_Sync_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="OFDMSymbolSync" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:OFDM_Symbol_Sync "submodules/OFDM_Symbol_Sync"</message>
   <message level="Info" culprit="OFDMSymbolSync"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>OFDM_Symbol_Sync</b> "<b>OFDMSymbolSync</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=5,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=true,gui_active_clk=false,gui_actual_divide_factor0=10,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=8,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=40.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=4,4,256,256,false,true,false,false,5,5,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Fractional-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=4,m_cnt_lo_div=4,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=40.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=400.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:PLLSampleClock"
   kind="altera_pll"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_PLLSampleClock">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="10" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Fractional-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="4" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="400.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="true" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="40.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="8" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="5" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="4" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="4,4,256,256,false,true,false,false,5,5,1,0,ph_mux_clk,false,false,2,20,4000,400.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="5" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="40.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="C:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="PLLSampleClock" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:altera_pll "submodules/DigiCQSys_ReceiverTopQsys_0_PLLSampleClock"</message>
   <message level="Info" culprit="PLLSampleClock"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_pll</b> "<b>PLLSampleClock</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="QAM_Demodulation:1.0:"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:QAMDemodulation"
   kind="QAM_Demodulation"
   version="1.0"
   name="QAM_Demodulation">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Demodulation.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM_Demodulation/QAM_Demodulation_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="QAMDemodulation" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:QAM_Demodulation "submodules/QAM_Demodulation"</message>
   <message level="Info" culprit="QAMDemodulation"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>QAM_Demodulation</b> "<b>QAMDemodulation</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:dc_fifo_0"
   kind="altera_avalon_dc_fifo"
   version="16.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="dc_fifo_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {MMBridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {MMBridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MMBridge_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {MMBridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MMBridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MMBridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MMBridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MMBridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MMBridge_m0_translator} {SYNC_RESET} {0};add_instance {AvalonFIFO_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READDATA} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READ} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_LOCK} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {MMBridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MMBridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MMBridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MMBridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MMBridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {MMBridge_m0_translator.avalon_universal_master_0} {AvalonFIFO_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MMBridge_reset_reset_bridge.out_reset} {MMBridge_m0_translator.reset} {reset};add_connection {MMBridge_reset_reset_bridge.out_reset} {AvalonFIFO_out_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {MMBridge_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {AvalonFIFO_out_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MMBridge_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {MMBridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {MMBridge_reset_reset_bridge_in_reset} {EXPORT_OF} {MMBridge_reset_reset_bridge.in_reset};add_interface {MMBridge_m0} {avalon} {slave};set_interface_property {MMBridge_m0} {EXPORT_OF} {MMBridge_m0_translator.avalon_anti_master_0};add_interface {AvalonFIFO_out} {avalon} {master};set_interface_property {AvalonFIFO_out} {EXPORT_OF} {AvalonFIFO_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AvalonFIFO.out} {0};set_module_assignment {interconnect_id.MMBridge.m0} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {MMBridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {MMBridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MMBridge_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {MMBridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MMBridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MMBridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MMBridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MMBridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MMBridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MMBridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MMBridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MMBridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MMBridge_m0_translator} {SYNC_RESET} {0};add_instance {AvalonFIFO_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READDATA} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READ} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_LOCK} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AvalonFIFO_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {MMBridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MMBridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MMBridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MMBridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MMBridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {MMBridge_m0_translator.avalon_universal_master_0} {AvalonFIFO_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MMBridge_m0_translator.avalon_universal_master_0/AvalonFIFO_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MMBridge_reset_reset_bridge.out_reset} {MMBridge_m0_translator.reset} {reset};add_connection {MMBridge_reset_reset_bridge.out_reset} {AvalonFIFO_out_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {MMBridge_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {AvalonFIFO_out_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MMBridge_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {MMBridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {MMBridge_reset_reset_bridge_in_reset} {EXPORT_OF} {MMBridge_reset_reset_bridge.in_reset};add_interface {MMBridge_m0} {avalon} {slave};set_interface_property {MMBridge_m0} {EXPORT_OF} {MMBridge_m0_translator.avalon_anti_master_0};add_interface {AvalonFIFO_out} {avalon} {master};set_interface_property {AvalonFIFO_out} {EXPORT_OF} {AvalonFIFO_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AvalonFIFO.out} {0};set_module_assignment {interconnect_id.MMBridge.m0} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:altera_mm_interconnect "submodules/DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MMBridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MMBridge_m0_translator</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="AvalonFIFO_out_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>AvalonFIFO_out_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=0,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 15 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=8,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=8,outMaxChannel=255,outReadyLatency=1,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=YES)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=8)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=8,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=1,outUseReady=true,outUseValid=true)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="8" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 14 starting:data_format_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 13 starting:channel_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 12 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 11 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=32,inChannelWidth=0,inDataWidth=32,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=0,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:16.1:inBitsPerSymbol=32,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="avalon_st_adapter_002" />
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=32,inChannelWidth=0,inDataWidth=32,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=0,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:16.1:inBitsPerSymbol=32,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 9 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_004"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_ReceiverTopQsys_0" as="avalon_st_adapter_004" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 8 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="rst_controller" />
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="FFT_Data_Adapter:1.0:EXTRA_LEFT_PADDING=5,EXTRA_RIGHT_PADDING=9,INPUT_SYMBOL_WIDTH=2,INVERSE_FFT=1"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:FFTDataAdapter"
   kind="FFT_Data_Adapter"
   version="1.0"
   name="FFTDataAdapter">
  <parameter name="INPUT_SYMBOL_WIDTH" value="2" />
  <parameter name="EXTRA_LEFT_PADDING" value="5" />
  <parameter name="INVERSE_FFT" value="1" />
  <parameter name="EXTRA_RIGHT_PADDING" value="9" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FFTDataAdapter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FFTDataAdapter/FFT_Data_Adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="FFTDataAdapter" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:FFT_Data_Adapter "submodules/FFTDataAdapter"</message>
   <message level="Info" culprit="FFTDataAdapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>FFT_Data_Adapter</b> "<b>FFTDataAdapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDMCPAdder:1.0:AUTO_CLK_CLOCK_DOMAIN=2,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=2,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1545150773,AUTO_UNIQUE_ID=DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder(Avalon_ST_Demux:1.0:INPUT_WIDTH=38)(CPAdderRouter:1.0:CP_Length=64,INPUT_WIDTH=38,Packet_Length=256)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=38,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=32768,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:OFDMCPAdder"
   kind="OFDMCPAdder"
   version="1.0"
   name="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="1545150773" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter
     name="AUTO_UNIQUE_ID"
     value="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Avalon_ST_Demux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/Avalon_ST_Demux/Avalon_ST_Demux_hw.tcl" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMCPAdder/OFDMCPAdderRouter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="OFDMCPAdder" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:OFDMCPAdder "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>Avalon_ST_Demux</b> "<b>submodules/Avalon_ST_Demux</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>CPAdderRouter</b> "<b>submodules/OFDM_Cyclic_Prefix_Adder</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="OFDMCPAdder"><![CDATA["<b>OFDMCPAdder</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="OFDMCPAdder"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDMCPAdder</b> "<b>OFDMCPAdder</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 7 starting:Avalon_ST_Demux "submodules/Avalon_ST_Demux"</message>
   <message level="Info" culprit="Avalon_ST_Demux_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>Avalon_ST_Demux</b> "<b>Avalon_ST_Demux_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 6 starting:CPAdderRouter "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="CPAdderRouter_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>CPAdderRouter</b> "<b>CPAdderRouter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ReceiverTopQsys_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="OFDM_DAC_Control:1.0:"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:OFDMDACControl"
   kind="OFDM_DAC_Control"
   version="1.0"
   name="OFDM_DAC_Control">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_DAC_Control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMDACControl/OFDM_DAC_Control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="OFDMDACControl" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 25 starting:OFDM_DAC_Control "submodules/OFDM_DAC_Control"</message>
   <message level="Info" culprit="OFDMDACControl"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>OFDM_DAC_Control</b> "<b>OFDMDACControl</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fft_ii:16.1:CALC_LATENCY=256,THROUGHPUT_LATENCY=256,data_flow=Streaming,data_rep=Block Floating Point,design_env=QSYS,direction=Bi-directional,dsp_resource_opt=false,engine_arch=Quad Output,hard_fp=false,hyper_opt=false,in_order=Natural,in_width=16,in_width_derived=16,length=256,num_engines=1,num_engines_derived=1,out_order=Natural,out_width=29,out_width_derived=16,selected_device_family=Cyclone V,twid_width=16,twid_width_derived=16"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:OFDMFFT"
   kind="altera_fft_ii"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_OFDMFFT">
  <parameter name="THROUGHPUT_LATENCY" value="256" />
  <parameter name="in_width_derived" value="16" />
  <parameter name="in_order" value="Natural" />
  <parameter name="hyper_opt" value="false" />
  <parameter name="num_engines_derived" value="1" />
  <parameter name="twid_width_derived" value="16" />
  <parameter name="length" value="256" />
  <parameter name="out_order" value="Natural" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="dsp_resource_opt" value="false" />
  <parameter name="CALC_LATENCY" value="256" />
  <parameter name="design_env" value="QSYS" />
  <parameter name="data_rep" value="Block Floating Point" />
  <parameter name="in_width" value="16" />
  <parameter name="engine_arch" value="Quad Output" />
  <parameter name="data_flow" value="Streaming" />
  <parameter name="out_width" value="29" />
  <parameter name="num_engines" value="1" />
  <parameter name="out_width_derived" value="16" />
  <parameter name="hard_fp" value="false" />
  <parameter name="twid_width" value="16" />
  <parameter name="direction" value="Bi-directional" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/dsp/altera_fft_ii/altera_fft_ii_hw.tcl" />
   <file path="C:/intelFPGA/16.1/ip/altera/dsp/altera_fft_ii/fft_helper.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="OFDMFFT" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 24 starting:altera_fft_ii "submodules/DigiCQSys_TransmitterTopQsys_0_OFDMFFT"</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_3n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_1n256sin.hex</message>
   <message level="Info" culprit="OFDMFFT">--- add file: DigiCQSys_TransmitterTopQsys_0_OFDMFFT_2n256cos.hex</message>
   <message level="Info" culprit="OFDMFFT"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_fft_ii</b> "<b>OFDMFFT</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_text_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_math_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_lib_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_roundsat.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_so_se_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.ocp</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_dual_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_fft_single_port_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/auk_fft_pkg.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/hyper_pipeline_interface.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/counter_module.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/fft_pack.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_cmult_cpx2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_1tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3dp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3pi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_3tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_4dp_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_6tdp_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_alt_shift_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_i_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_bfp_o_1pt.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_can.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cmult_std.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_addr.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_cxb_data_r.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dataadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_data_ram_dp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dpi_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dp_mram.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_dualstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_in_write_sgl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lcm_mult_2m.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpprdadr2gen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_lpp_serial_r2.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_mult_add.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_m_k_counter.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_pround.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_sglstream.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_de_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_qe_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_se_so_bb.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_si_sose_so_b.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_bit_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_tdl_rst.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadgen_dual.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twadsogen_q.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_twid_rom_tdp.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrengen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/asj_fft_wrswgen.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/twid_rom.vhd</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/apn_fft_mult_cpx_1825.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Packet_Symbol_Width_adapter:1.0:INPUT_SYMBOL_WIDTH=64,OUTPUT_SYMBOL_WIDTH=4"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:PacketSymbolWidthadapter"
   kind="Packet_Symbol_Width_adapter"
   version="1.0"
   name="Packet_Symbol_Width_adapter">
  <parameter name="INPUT_SYMBOL_WIDTH" value="64" />
  <parameter name="OUTPUT_SYMBOL_WIDTH" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Packet_Symbol_Width_adapter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/PacketSymbolWidthAdapter/Packet_Symbol_Width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0"
     as="PacketSymbolWidthadapter" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 23 starting:Packet_Symbol_Width_adapter "submodules/Packet_Symbol_Width_adapter"</message>
   <message level="Info" culprit="PacketSymbolWidthadapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Packet_Symbol_Width_adapter</b> "<b>PacketSymbolWidthadapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="QAM_Modulation:1.0:MOD_OUT_WIDTH=2,PIPELINE_DEEPTH=16,QAM_STAGE=4"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:QAMModulation"
   kind="QAM_Modulation"
   version="1.0"
   name="QAM_Modulation">
  <parameter name="QAM_STAGE" value="4" />
  <parameter name="PIPELINE_DEEPTH" value="16" />
  <parameter name="MOD_OUT_WIDTH" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/QAM_Modulation.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/QAM/QAM-Modulation/QAM_Modulation_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="QAMModulation" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 22 starting:QAM_Modulation "submodules/QAM_Modulation"</message>
   <message level="Info" culprit="QAMModulation"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>QAM_Modulation</b> "<b>QAMModulation</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:SPIBuffer"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="SPIBuffer" />
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"
     as="sc_fifo_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="SPIBuffer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>SPIBuffer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Fix_Length_Bytes2Packets:1.0:BITS_PER_BYTES=8,BYTES_PER_SYMBOL=4,SYMBOL_PER_PACKET=16"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:SPIPacketer"
   kind="Fix_Length_Bytes2Packets"
   version="1.0"
   name="FixLengthB2P">
  <parameter name="BITS_PER_BYTES" value="8" />
  <parameter name="SYMBOL_PER_PACKET" value="16" />
  <parameter name="BYTES_PER_SYMBOL" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/FixLengthB2P.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/FixLengthBytes2Packets/Fix_Length_Bytes2Packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="SPIPacketer" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 20 starting:Fix_Length_Bytes2Packets "submodules/FixLengthB2P"</message>
   <message level="Info" culprit="SPIPacketer"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>Fix_Length_Bytes2Packets</b> "<b>SPIPacketer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spislave:16.1:AUTO_CLOCK_SINK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,SYNC_DEPTH=2"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:externalSPI"
   kind="spislave"
   version="16.1"
   name="SPIPhy">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="externalSPI" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 19 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0080_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.415s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\16.1\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/cn/AppData/Local/Temp/alt7883_4258110907149663679.dir/0099_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.579s</message>
   <message level="Info" culprit="externalSPI"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>spislave</b> "<b>externalSPI</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=33,inChannelWidth=0,inDataWidth=33,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=33,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=2,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=33,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="33" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="33" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="33" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DigiCQSys_TransmitterTopQsys_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 3 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=38,inChannelWidth=0,inDataWidth=38,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=0,inUseValid=1,outChannelWidth=0,outDataWidth=38,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,outErrorDescriptor=,outErrorWidth=0)(timing_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="38" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="38" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0"
     as="avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>timing_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 2 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:timing_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=38,inChannelWidth=0,inDataWidth=38,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=38,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="38" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="38" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0"
     as="avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 18 starting:altera_avalon_st_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>TransmitterTopQsys_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="DigiCQSys">queue size: 0 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:mm_interconnect_0:.:MMBridge_m0_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0"
     as="MMBridge_m0_translator" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MMBridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MMBridge_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:mm_interconnect_0:.:AvalonFIFO_out_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_mm_interconnect_0"
     as="AvalonFIFO_out_translator" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="AvalonFIFO_out_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>AvalonFIFO_out_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 15 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_001:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 14 starting:data_format_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_001:.:channel_adapter_0"
   kind="channel_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 13 starting:channel_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=8"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="8" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 12 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=8,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=1,outUseReady=true,outUseValid=true"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_001:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0">
  <parameter name="inErrorWidth" value="8" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="1" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 11 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=32,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_002:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 10 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=32,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_003:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 9 starting:timing_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_003_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="DigiCQSys:.:ReceiverTopQsys_0:.:avalon_st_adapter_004:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 8 starting:error_adapter "submodules/DigiCQSys_ReceiverTopQsys_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Avalon_ST_Demux:1.0:INPUT_WIDTH=38"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:OFDMCPAdder:.:Avalon_ST_Demux_0"
   kind="Avalon_ST_Demux"
   version="1.0"
   name="Avalon_ST_Demux">
  <parameter name="INPUT_WIDTH" value="38" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/Avalon_ST_Demux.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/Utility/Avalon_ST_Demux/Avalon_ST_Demux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"
     as="Avalon_ST_Demux_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 7 starting:Avalon_ST_Demux "submodules/Avalon_ST_Demux"</message>
   <message level="Info" culprit="Avalon_ST_Demux_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>Avalon_ST_Demux</b> "<b>Avalon_ST_Demux_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="CPAdderRouter:1.0:CP_Length=64,INPUT_WIDTH=38,Packet_Length=256"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:OFDMCPAdder:.:CPAdderRouter_0"
   kind="CPAdderRouter"
   version="1.0"
   name="OFDM_Cyclic_Prefix_Adder">
  <parameter name="CP_Length" value="64" />
  <parameter name="INPUT_WIDTH" value="38" />
  <parameter name="Packet_Length" value="256" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/OFDM_Cyclic_Prefix_Adder.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-IP/OFDM/OFDMCPAdder/OFDMCPAdderRouter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_OFDMCPAdder"
     as="CPAdderRouter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 6 starting:CPAdderRouter "submodules/OFDM_Cyclic_Prefix_Adder"</message>
   <message level="Info" culprit="CPAdderRouter_0"><![CDATA["<b>OFDMCPAdder</b>" instantiated <b>CPAdderRouter</b> "<b>CPAdderRouter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=33,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="33" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 3 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 2 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter_002:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 1 starting:timing_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_002_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=38,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=2,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="DigiCQSys:.:TransmitterTopQsys_0:.:avalon_st_adapter_003:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="38" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/cn/Desktop/Project/DigiC-Transiver/OFDMCPAdder/synthesis/submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DigiCQSys">queue size: 0 starting:error_adapter "submodules/DigiCQSys_TransmitterTopQsys_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
