Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Dec  7 12:36:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/i3331_3_lut_4_lut/D	->	NES_inst/i3331_3_lut_4_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i8_3_lut_4_lut/D	->	NES_inst/digital_7__I_0_i8_3_lut_4_lut/Z

++++ Loop3
NES_inst/i3325_3_lut_4_lut/D	->	NES_inst/i3325_3_lut_4_lut/Z

++++ Loop4
NES_inst/i3328_3_lut_4_lut/D	->	NES_inst/i3328_3_lut_4_lut/Z

++++ Loop5
NES_inst/i3329_3_lut_4_lut/D	->	NES_inst/i3329_3_lut_4_lut/Z

++++ Loop6
NES_inst/i3327_3_lut_4_lut/D	->	NES_inst/i3327_3_lut_4_lut/Z

++++ Loop7
NES_inst/i3330_3_lut_4_lut/D	->	NES_inst/i3330_3_lut_4_lut/Z

++++ Loop8
NES_inst/i3326_3_lut_4_lut/D	->	NES_inst/i3326_3_lut_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 16.3768%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/button_i0_i3/D                |    2.926 ns 
board_inst/button_i0_i2/SR               |    3.364 ns 
board_inst/button_i0_i0/SR               |    3.801 ns 
board_inst/button_i0_i1/SR               |    3.841 ns 
board_inst/button_i0_i0/D                |    3.973 ns 
board_inst/button_i0_i1/D                |    6.648 ns 
board_inst/button_i0_i2/D                |    7.628 ns 
NES_inst/count_319_417__i20/D            |    9.618 ns 
board_inst/apple_id_i4/SP                |    9.721 ns 
NES_inst/count_319_417__i19/D            |    9.896 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/apple_id_i2/D                 |    1.719 ns 
board_inst/game_State_i0/D               |    1.719 ns 
board_inst/button_i0_i2/SP               |    1.821 ns 
board_inst/button_i0_i1/SP               |    1.821 ns 
board_inst/button_i0_i0/SP               |    1.821 ns 
NES_inst/count_319_417__i15/D            |    1.887 ns 
NES_inst/count_319_417__i16/D            |    1.887 ns 
NES_inst/count_319_417__i17/D            |    1.887 ns 
NES_inst/count_319_417__i18/D            |    1.887 ns 
NES_inst/count_319_417__i19/D            |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/apple_id_i4/Q                |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_320__i2/D   |    No arrival or required
display_inst/vga_init/y_pos_320__i1/D   |    No arrival or required
{display_inst/vga_init/y_pos_320__i1/SP   display_inst/vga_init/y_pos_320__i2/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_320__i1/SR   display_inst/vga_init/y_pos_320__i2/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_320__i0/D   |    No arrival or required
display_inst/vga_init/y_pos_320__i0/SP  |    No arrival or required
display_inst/vga_init/y_pos_320__i0/SR  |    No arrival or required
display_inst/vga_init/x_pos_321__i9/D   |    No arrival or required
display_inst/vga_init/x_pos_321__i9/SR  |    No arrival or required
display_inst/vga_init/x_pos_321__i8/D   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
continCLK                               |                    output
latch                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 5 Instance(s)          |           Type           
-------------------------------------------------------------------
NES_inst/output_i0_i5                   |                  No Clock
NES_inst/output_i0_i1                   |                  No Clock
NES_inst/output_i0_i3                   |                  No Clock
NES_inst/output_i0_i7                   |                  No Clock
NES_inst/output_i0_i0                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         5
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i3/D  (SLICE_R15C11D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 2.926 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.556        15.801  9       
NES_inst/i3330_3_lut_4_lut/B->NES_inst/i3330_3_lut_4_lut/Z
                                          SLICE_R15C12D   A0_TO_F0_DELAY   0.450        16.251  5       
NES_inst/digital[1]                                       NET DELAY        3.086        19.337  5       
NES_inst/i1_2_lut_3_lut_4_lut/C->NES_inst/i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R14C11C   B0_TO_F0_DELAY   0.477        19.814  1       
NES_inst/n6                                               NET DELAY        0.305        20.119  1       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R14C11C   C1_TO_F1_DELAY   0.450        20.569  1       
NES_inst/n8                                               NET DELAY        2.172        22.741  1       
NES_inst/i3309_4_lut/D->NES_inst/i3309_4_lut/Z
                                          SLICE_R15C11D   D0_TO_F0_DELAY   0.477        23.218  1       
NES_inst/n3171 ( DI0 )                                    NET DELAY        0.000        23.218  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -23.217  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      2.926  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i2/SR  (SLICE_R15C10A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.364 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.556        15.801  9       
NES_inst/i3330_3_lut_4_lut/B->NES_inst/i3330_3_lut_4_lut/Z
                                          SLICE_R15C12D   A0_TO_F0_DELAY   0.450        16.251  5       
NES_inst/digital[1]                                       NET DELAY        2.490        18.741  5       
NES_inst/i1_3_lut_4_lut_adj_159/B->NES_inst/i1_3_lut_4_lut_adj_159/Z
                                          SLICE_R15C12C   B1_TO_F1_DELAY   0.450        19.191  1       
NES_inst/n3155 ( LSR )                                    NET DELAY        3.258        22.449  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -22.448  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.364  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i0/SR  (SLICE_R15C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.7% (route), 19.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.801 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.437        15.682  9       
NES_inst/i3331_3_lut_4_lut/B->NES_inst/i3331_3_lut_4_lut/Z
                                          SLICE_R15C12C   C0_TO_F0_DELAY   0.450        16.132  5       
NES_inst/digital[0]                                       NET DELAY        2.172        18.304  5       
board_inst/i1_2_lut/B->board_inst/i1_2_lut/Z
                                          SLICE_R16C11B   D0_TO_F0_DELAY   0.450        18.754  1       
board_inst/n3140 ( LSR )                                  NET DELAY        3.258        22.012  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -22.011  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.801  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i1/SR  (SLICE_R14C12C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.841 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.437        15.682  9       
NES_inst/i3331_3_lut_4_lut/B->NES_inst/i3331_3_lut_4_lut/Z
                                          SLICE_R15C12C   C0_TO_F0_DELAY   0.450        16.132  5       
NES_inst/digital[0]                                       NET DELAY        2.172        18.304  5       
NES_inst/i1_2_lut_3_lut_adj_160/A->NES_inst/i1_2_lut_3_lut_adj_160/Z
                                          SLICE_R15C12D   D1_TO_F1_DELAY   0.450        18.754  1       
NES_inst/n3153 ( LSR )                                    NET DELAY        3.218        21.972  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -21.971  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.841  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i0/D  (SLICE_R15C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.973 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.437        15.682  9       
NES_inst/i3326_3_lut_4_lut/B->NES_inst/i3326_3_lut_4_lut/Z
                                          SLICE_R14C12C   C0_TO_F0_DELAY   0.450        16.132  4       
NES_inst/digital[5]                                       NET DELAY        2.556        18.688  4       
NES_inst/i1_2_lut_3_lut/A->NES_inst/i1_2_lut_3_lut/Z
                                          SLICE_R15C12A   A1_TO_F1_DELAY   0.450        19.138  1       
NES_inst/n4                                               NET DELAY        2.556        21.694  1       
NES_inst/i1_4_lut/D->NES_inst/i1_4_lut/Z  SLICE_R15C12B   A1_TO_F1_DELAY   0.477        22.171  1       
NES_inst/n48 ( DI1 )                                      NET DELAY        0.000        22.171  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.170  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.973  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i1/D  (SLICE_R14C12C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.648 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.172        15.417  9       
NES_inst/i3328_3_lut_4_lut/B->NES_inst/i3328_3_lut_4_lut/Z
                                          SLICE_R14C11B   D1_TO_F1_DELAY   0.450        15.867  5       
NES_inst/digital[3]                                       NET DELAY        3.152        19.019  5       
NES_inst/i1_3_lut_4_lut_adj_158/B->NES_inst/i1_3_lut_4_lut_adj_158/Z
                                          SLICE_R14C12C   A1_TO_F1_DELAY   0.477        19.496  1       
NES_inst/n42 ( DI1 )                                      NET DELAY        0.000        19.496  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.495  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.648  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : board_inst/button_i0_i2/D  (SLICE_R15C10A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.628 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  1.391         6.901  3       
NES_inst/NEScount[10]                                     NET DELAY        2.358         9.259  3       
NES_inst/i1_2_lut_adj_161/A->NES_inst/i1_2_lut_adj_161/Z
                                          SLICE_R13C13B   D0_TO_F0_DELAY   0.450         9.709  2       
NES_inst/n1                                               NET DELAY        3.086        12.795  2       
NES_inst/i4_4_lut_adj_162/D->NES_inst/i4_4_lut_adj_162/Z
                                          SLICE_R14C12A   B1_TO_F1_DELAY   0.450        13.245  9       
NES_inst/n4258                                            NET DELAY        2.172        15.417  9       
NES_inst/i3328_3_lut_4_lut/B->NES_inst/i3328_3_lut_4_lut/Z
                                          SLICE_R14C11B   D1_TO_F1_DELAY   0.450        15.867  5       
NES_inst/digital[3]                                       NET DELAY        2.172        18.039  5       
board_inst/i691_1_lut/A->board_inst/i691_1_lut/Z
                                          SLICE_R15C10A   D1_TO_F1_DELAY   0.477        18.516  1       
board_inst/n34[2] ( DI1 )                                 NET DELAY        0.000        18.516  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -18.515  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      7.628  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i1/Q  (SLICE_R13C10A)
Path End         : NES_inst/count_319_417__i20/D  (SLICE_R13C12C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.618 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i1/CK->NES_inst/count_319_417__i1/Q
                                          SLICE_R13C10A   CLK_TO_Q1_DELAY      1.391         6.901  1       
NES_inst/n20                                              NET DELAY            2.026         8.927  1       
NES_inst/count_319_417_add_4_1/C1->NES_inst/count_319_417_add_4_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344         9.271  2       
NES_inst/n5431                                            NET DELAY            0.000         9.271  2       
NES_inst/count_319_417_add_4_3/CI0->NES_inst/count_319_417_add_4_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
NES_inst/n9136                                            NET DELAY            0.000         9.549  2       
NES_inst/count_319_417_add_4_3/CI1->NES_inst/count_319_417_add_4_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
NES_inst/n5433                                            NET DELAY            0.000         9.827  2       
NES_inst/count_319_417_add_4_5/CI0->NES_inst/count_319_417_add_4_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
NES_inst/n9139                                            NET DELAY            0.000        10.105  2       
NES_inst/count_319_417_add_4_5/CI1->NES_inst/count_319_417_add_4_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
NES_inst/n5435                                            NET DELAY            0.000        10.383  2       
NES_inst/count_319_417_add_4_7/CI0->NES_inst/count_319_417_add_4_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
NES_inst/n9142                                            NET DELAY            0.000        10.661  2       
NES_inst/count_319_417_add_4_7/CI1->NES_inst/count_319_417_add_4_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
NES_inst/n5437                                            NET DELAY            0.556        11.495  2       
NES_inst/count_319_417_add_4_9/CI0->NES_inst/count_319_417_add_4_9/CO0
                                          SLICE_R13C11A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
NES_inst/n9145                                            NET DELAY            0.000        11.773  2       
NES_inst/count_319_417_add_4_9/CI1->NES_inst/count_319_417_add_4_9/CO1
                                          SLICE_R13C11A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
NES_inst/n5439                                            NET DELAY            0.000        12.051  2       
NES_inst/count_319_417_add_4_11/CI0->NES_inst/count_319_417_add_4_11/CO0
                                          SLICE_R13C11B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
NES_inst/n9148                                            NET DELAY            0.000        12.329  2       
NES_inst/count_319_417_add_4_11/CI1->NES_inst/count_319_417_add_4_11/CO1
                                          SLICE_R13C11B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
NES_inst/n5441                                            NET DELAY            0.000        12.607  2       
NES_inst/count_319_417_add_4_13/CI0->NES_inst/count_319_417_add_4_13/CO0
                                          SLICE_R13C11C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
NES_inst/n9151                                            NET DELAY            0.000        12.885  2       
NES_inst/count_319_417_add_4_13/CI1->NES_inst/count_319_417_add_4_13/CO1
                                          SLICE_R13C11C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
NES_inst/n5443                                            NET DELAY            0.000        13.163  2       
NES_inst/count_319_417_add_4_15/CI0->NES_inst/count_319_417_add_4_15/CO0
                                          SLICE_R13C11D   CIN0_TO_COUT0_DELAY  0.278        13.441  2       
NES_inst/n9154                                            NET DELAY            0.000        13.441  2       
NES_inst/count_319_417_add_4_15/CI1->NES_inst/count_319_417_add_4_15/CO1
                                          SLICE_R13C11D   CIN1_TO_COUT1_DELAY  0.278        13.719  2       
NES_inst/n5445                                            NET DELAY            0.556        14.275  2       
NES_inst/count_319_417_add_4_17/CI0->NES_inst/count_319_417_add_4_17/CO0
                                          SLICE_R13C12A   CIN0_TO_COUT0_DELAY  0.278        14.553  2       
NES_inst/n9157                                            NET DELAY            0.000        14.553  2       
NES_inst/count_319_417_add_4_17/CI1->NES_inst/count_319_417_add_4_17/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        14.831  2       
NES_inst/n5447                                            NET DELAY            0.000        14.831  2       
NES_inst/count_319_417_add_4_19/CI0->NES_inst/count_319_417_add_4_19/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        15.109  2       
NES_inst/n9160                                            NET DELAY            0.000        15.109  2       
NES_inst/count_319_417_add_4_19/CI1->NES_inst/count_319_417_add_4_19/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        15.387  2       
NES_inst/n5449                                            NET DELAY            0.662        16.049  2       
NES_inst/count_319_417_add_4_21/D0->NES_inst/count_319_417_add_4_21/S0
                                          SLICE_R13C12C   D0_TO_F0_DELAY       0.477        16.526  1       
NES_inst/n85[19] ( DI0 )                                  NET DELAY            0.000        16.526  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.525  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.618  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i0_i1/Q  (SLICE_R14C12C)
Path End         : board_inst/apple_id_i4/SP  (SLICE_R17C11A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 3
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.721 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



board_inst/button_i0_i1/CK->board_inst/button_i0_i1/Q
                                          SLICE_R14C12C   CLK_TO_Q1_DELAY  1.391         6.901  6       
board_inst/button[1]                                      NET DELAY        3.258        10.159  6       
i45_2_lut/A->i45_2_lut/Z                  SLICE_R16C11C   A0_TO_F0_DELAY   0.450        10.609  2       
n17                                                       NET DELAY        2.556        13.165  2       
i6273_3_lut_4_lut_4_lut/C->i6273_3_lut_4_lut_4_lut/Z
                                          SLICE_R16C11C   A1_TO_F1_DELAY   0.450        13.615  1       
board_inst/n6801 ( CE )                                   NET DELAY        2.808        16.423  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.422  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.721  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i1/Q  (SLICE_R13C10A)
Path End         : NES_inst/count_319_417__i19/D  (SLICE_R13C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.896 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  20      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  20      



NES_inst/count_319_417__i1/CK->NES_inst/count_319_417__i1/Q
                                          SLICE_R13C10A   CLK_TO_Q1_DELAY      1.391         6.901  1       
NES_inst/n20                                              NET DELAY            2.026         8.927  1       
NES_inst/count_319_417_add_4_1/C1->NES_inst/count_319_417_add_4_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344         9.271  2       
NES_inst/n5431                                            NET DELAY            0.000         9.271  2       
NES_inst/count_319_417_add_4_3/CI0->NES_inst/count_319_417_add_4_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
NES_inst/n9136                                            NET DELAY            0.000         9.549  2       
NES_inst/count_319_417_add_4_3/CI1->NES_inst/count_319_417_add_4_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
NES_inst/n5433                                            NET DELAY            0.000         9.827  2       
NES_inst/count_319_417_add_4_5/CI0->NES_inst/count_319_417_add_4_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
NES_inst/n9139                                            NET DELAY            0.000        10.105  2       
NES_inst/count_319_417_add_4_5/CI1->NES_inst/count_319_417_add_4_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
NES_inst/n5435                                            NET DELAY            0.000        10.383  2       
NES_inst/count_319_417_add_4_7/CI0->NES_inst/count_319_417_add_4_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
NES_inst/n9142                                            NET DELAY            0.000        10.661  2       
NES_inst/count_319_417_add_4_7/CI1->NES_inst/count_319_417_add_4_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
NES_inst/n5437                                            NET DELAY            0.556        11.495  2       
NES_inst/count_319_417_add_4_9/CI0->NES_inst/count_319_417_add_4_9/CO0
                                          SLICE_R13C11A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
NES_inst/n9145                                            NET DELAY            0.000        11.773  2       
NES_inst/count_319_417_add_4_9/CI1->NES_inst/count_319_417_add_4_9/CO1
                                          SLICE_R13C11A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
NES_inst/n5439                                            NET DELAY            0.000        12.051  2       
NES_inst/count_319_417_add_4_11/CI0->NES_inst/count_319_417_add_4_11/CO0
                                          SLICE_R13C11B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
NES_inst/n9148                                            NET DELAY            0.000        12.329  2       
NES_inst/count_319_417_add_4_11/CI1->NES_inst/count_319_417_add_4_11/CO1
                                          SLICE_R13C11B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
NES_inst/n5441                                            NET DELAY            0.000        12.607  2       
NES_inst/count_319_417_add_4_13/CI0->NES_inst/count_319_417_add_4_13/CO0
                                          SLICE_R13C11C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
NES_inst/n9151                                            NET DELAY            0.000        12.885  2       
NES_inst/count_319_417_add_4_13/CI1->NES_inst/count_319_417_add_4_13/CO1
                                          SLICE_R13C11C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
NES_inst/n5443                                            NET DELAY            0.000        13.163  2       
NES_inst/count_319_417_add_4_15/CI0->NES_inst/count_319_417_add_4_15/CO0
                                          SLICE_R13C11D   CIN0_TO_COUT0_DELAY  0.278        13.441  2       
NES_inst/n9154                                            NET DELAY            0.000        13.441  2       
NES_inst/count_319_417_add_4_15/CI1->NES_inst/count_319_417_add_4_15/CO1
                                          SLICE_R13C11D   CIN1_TO_COUT1_DELAY  0.278        13.719  2       
NES_inst/n5445                                            NET DELAY            0.556        14.275  2       
NES_inst/count_319_417_add_4_17/CI0->NES_inst/count_319_417_add_4_17/CO0
                                          SLICE_R13C12A   CIN0_TO_COUT0_DELAY  0.278        14.553  2       
NES_inst/n9157                                            NET DELAY            0.000        14.553  2       
NES_inst/count_319_417_add_4_17/CI1->NES_inst/count_319_417_add_4_17/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        14.831  2       
NES_inst/n5447                                            NET DELAY            0.000        14.831  2       
NES_inst/count_319_417_add_4_19/CI0->NES_inst/count_319_417_add_4_19/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        15.109  2       
NES_inst/n9160                                            NET DELAY            0.662        15.771  2       
NES_inst/count_319_417_add_4_19/D1->NES_inst/count_319_417_add_4_19/S1
                                          SLICE_R13C12B   D1_TO_F1_DELAY       0.477        16.248  1       
NES_inst/n85[18] ( DI1 )                                  NET DELAY            0.000        16.248  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  20      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  20      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -16.247  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      9.896  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i0_i3/Q  (SLICE_R15C11D)
Path End         : board_inst/apple_id_i2/D  (SLICE_R16C11A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK                                                 NET DELAY      3.041         3.041  21      



board_inst/button_i0_i3/CK->board_inst/button_i0_i3/Q
                                          SLICE_R15C11D   CLK_TO_Q0_DELAY  0.768         3.809  10      
NES_inst/button[3]                                        NET DELAY        0.702         4.511  10      
board_inst/i6270_4_lut_4_lut/D->board_inst/i6270_4_lut_4_lut/Z
                                          SLICE_R16C11A   D1_TO_F1_DELAY   0.249         4.760  1       
board_inst/n10 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i0_i3/Q  (SLICE_R15C11D)
Path End         : board_inst/game_State_i0/D  (SLICE_R15C11D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



board_inst/button_i0_i3/CK->board_inst/button_i0_i3/Q
                                          SLICE_R15C11D   CLK_TO_Q0_DELAY  0.768         3.809  10      
NES_inst/button[3]                                        NET DELAY        0.702         4.511  10      
i1_3_lut_4_lut/B->i1_3_lut_4_lut/Z        SLICE_R15C11D   D1_TO_F1_DELAY   0.249         4.760  1       
board_inst/n6800 ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R15C11D)
Path End         : board_inst/button_i0_i2/SP  (SLICE_R15C10A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 1
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.821 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK                                                 NET DELAY      3.041         3.041  21      



board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R15C11D   CLK_TO_Q1_DELAY  0.768         3.809  19      
NES_inst/game_State[0] ( CE )                             NET DELAY        1.053         4.862  19      


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.862  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.821  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R15C11D)
Path End         : board_inst/button_i0_i1/SP  (SLICE_R14C12C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 1
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.821 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK                                                 NET DELAY      3.041         3.041  21      



board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R15C11D   CLK_TO_Q1_DELAY  0.768         3.809  19      
NES_inst/game_State[0] ( CE )                             NET DELAY        1.053         4.862  19      


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.862  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.821  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R15C11D)
Path End         : board_inst/button_i0_i0/SP  (SLICE_R15C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 1
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.821 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK                                                 NET DELAY      3.041         3.041  21      



board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R15C11D   CLK_TO_Q1_DELAY  0.768         3.809  19      
NES_inst/game_State[0] ( CE )                             NET DELAY        1.053         4.862  19      


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.862  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.821  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i15/Q  (SLICE_R13C11D)
Path End         : NES_inst/count_319_417__i15/D  (SLICE_R13C11D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



NES_inst/count_319_417__i15/CK->NES_inst/count_319_417__i15/Q
                                          SLICE_R13C11D   CLK_TO_Q1_DELAY  0.768         3.809  3       
NES_inst/NEScount[6]                                      NET DELAY        0.870         4.679  3       
NES_inst/count_319_417_add_4_15/C1->NES_inst/count_319_417_add_4_15/S1
                                          SLICE_R13C11D   C1_TO_F1_DELAY   0.249         4.928  1       
NES_inst/n85[14] ( DI1 )                                  NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i16/Q  (SLICE_R13C12A)
Path End         : NES_inst/count_319_417__i16/D  (SLICE_R13C12A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



NES_inst/count_319_417__i16/CK->NES_inst/count_319_417__i16/Q
                                          SLICE_R13C12A   CLK_TO_Q0_DELAY  0.768         3.809  3       
NES_inst/NEScount[7]                                      NET DELAY        0.870         4.679  3       
NES_inst/count_319_417_add_4_17/C0->NES_inst/count_319_417_add_4_17/S0
                                          SLICE_R13C12A   C0_TO_F0_DELAY   0.249         4.928  1       
NES_inst/n85[15] ( DI0 )                                  NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i17/Q  (SLICE_R13C12A)
Path End         : NES_inst/count_319_417__i17/D  (SLICE_R13C12A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



NES_inst/count_319_417__i17/CK->NES_inst/count_319_417__i17/Q
                                          SLICE_R13C12A   CLK_TO_Q1_DELAY  0.768         3.809  3       
NES_inst/NEScount[8]                                      NET DELAY        0.870         4.679  3       
NES_inst/count_319_417_add_4_17/C1->NES_inst/count_319_417_add_4_17/S1
                                          SLICE_R13C12A   C1_TO_F1_DELAY   0.249         4.928  1       
NES_inst/n85[16] ( DI1 )                                  NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i18/Q  (SLICE_R13C12B)
Path End         : NES_inst/count_319_417__i18/D  (SLICE_R13C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



NES_inst/count_319_417__i18/CK->NES_inst/count_319_417__i18/Q
                                          SLICE_R13C12B   CLK_TO_Q0_DELAY  0.768         3.809  4       
NES_inst/NEScount[9]                                      NET DELAY        0.870         4.679  4       
NES_inst/count_319_417_add_4_19/C0->NES_inst/count_319_417_add_4_19/S0
                                          SLICE_R13C12B   C0_TO_F0_DELAY   0.249         4.928  1       
NES_inst/n85[17] ( DI0 )                                  NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_319_417__i19/Q  (SLICE_R13C12B)
Path End         : NES_inst/count_319_417__i19/D  (SLICE_R13C12B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      



NES_inst/count_319_417__i19/CK->NES_inst/count_319_417__i19/Q
                                          SLICE_R13C12B   CLK_TO_Q1_DELAY  0.768         3.809  3       
NES_inst/NEScount[10]                                     NET DELAY        0.870         4.679  3       
NES_inst/count_319_417_add_4_19/C1->NES_inst/count_319_417_add_4_19/S1
                                          SLICE_R13C12B   C1_TO_F1_DELAY   0.249         4.928  1       
NES_inst/n85[18] ( DI1 )                                  NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  21      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  21      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

