Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Feb 26 12:00:07 2026
| Host         : koyanagi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project1_wrapper_control_sets_placed.rpt
| Design       : project1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   887 |
|    Minimum number of control sets                        |   887 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2529 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   887 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |   143 |
| >= 6 to < 8        |    56 |
| >= 8 to < 10       |   128 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    65 |
| >= 14 to < 16      |     9 |
| >= 16              |   361 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4681 |         1416 |
| No           | No                    | Yes                    |             118 |           48 |
| No           | Yes                   | No                     |            2346 |          923 |
| Yes          | No                    | No                     |            7183 |         1934 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9567 |         2825 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                             Enable Signal                                                                                                             |                                                                                                     Set/Reset Signal                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                             | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                       |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SS[0]                       |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                        |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                        |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                                                                    |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                        |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                        |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                     |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                               | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                  |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                            |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                     |                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                             | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                       |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/ap_CS_fsm_state3                                                                                                                                                                                | project1_i/quad_frame_remapper_0/inst/src_y_reg_530[10]                                                                                                                                                                  |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                         |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                          |                1 |              1 |         1.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                     | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                            |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                  |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                           |                1 |              2 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                                                                                                              |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                             |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                            |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                        |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                        |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                        |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                        |                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                |                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                    |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                           |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                          |                1 |              3 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                         | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/sig_dre_tvalid_i_reg                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                               |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_awready0                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                   | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                        | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                           | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              4 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                        | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                  |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                        | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                           | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[1]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                         | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                   | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                        |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                 | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                       |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                        |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              4 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[3]_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                 |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0_n_0                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                 | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                    |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                    |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                    |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                    | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                   | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                   | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0                                                                                                            |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0_n_0                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0_n_0                                                                                                         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              4 |         1.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/waddr                                                                                                                                                                           |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                             | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                  |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/proc_sys_reset_pixel/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r            |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_3                                                                                                                                     | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_3                                                                                                                                          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                     |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                             |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                             | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                             | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                     | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0             |                2 |              4 |         2.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                  |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage1                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln155_reg_639[11]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage1                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln155_reg_639[7]_i_1_n_3                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage1                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln155_reg_639[3]_i_1_n_3                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage1                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln155_reg_639[15]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                              | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                             | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/flow_control_loop_pipe_sequential_init_U/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207_ap_start_reg_reg        |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln140_reg_605[3]_i_1_n_3                                                                                              |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln140_reg_605[15]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln140_reg_605[7]_i_1_n_3                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln140_reg_605[11]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/Q[0]                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln141_reg_625[11]_i_1_n_3                                                                                             |                3 |              4 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/Q[0]                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln141_reg_625[3]_i_1_n_3                                                                                              |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/Q[0]                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln141_reg_625[7]_i_1_n_3                                                                                              |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/Q[0]                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln141_reg_625[15]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/flow_control_loop_pipe_sequential_init_U/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213_ap_start_reg_reg        |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln154_reg_619[3]_i_1_n_3                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln154_reg_619[15]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln154_reg_619[7]_i_1_n_3                                                                                              |                2 |              4 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln154_reg_619[11]_i_1_n_3                                                                                             |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                                                                                           |                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                               |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_arready0                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                    | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                1 |              4 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                        |                2 |              4 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              5 |         1.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                    | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                   |                3 |              5 |         1.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                     | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                   |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              5 |         1.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                3 |              5 |         1.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                      | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                              | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/E[0]                                                                                                                                                            | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                  |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                   |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                                           | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/FIFO_Full_reg_1                                                    |                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                                                                          |                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                              | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push                                                                                                                          |                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                                                                  | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/conservative_gen.local_BURST_WVALID_reg[0]                                                                                    | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/E[0]                                                                                                                 | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                  | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                 |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                                         |                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                           | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                   | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                   | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                         |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/FSM_onehot_gen_endpoint.r_state_reg[0][0]                                                                                                                      | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                    |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                      | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                               | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                 |                1 |              5 |         5.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                               | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                 |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                      | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                            | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                  |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                           | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                  |                2 |              5 |         2.50 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                   | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                               | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                 |                2 |              5 |         2.50 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                   | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                   | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                              |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_inhibit_rdy_n_reg                                              |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                                                                                                                            | project1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                           |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              5 |         1.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                           | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                      | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                      | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                1 |              5 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                            | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                  |                2 |              5 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | project1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/proc_sys_reset_pixel/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | project1_i/proc_sys_reset_pixel/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                 |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                     | project1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/full_n_reg                                                                                                                                     | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                   | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                      |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | project1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                 | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                              |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                 |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              6 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                   | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                      |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                               | project1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                              | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                               | project1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                         |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_RST_MODULE/syncstages_ff_reg[3]_2                                                                                                                                                             |                5 |              7 |         1.40 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                  |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                        |                3 |              7 |         2.33 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                  |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                          |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/E[0]                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SR[0]                                                                                         |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                      |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                 |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                         |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                  |                1 |              7 |         7.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                5 |              7 |         1.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[6]_i_1_n_3                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                           | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                              |                1 |              7 |         7.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                        |                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                  |                3 |              7 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                |                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                4 |              7 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                5 |              7 |         1.40 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                5 |              7 |         1.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                             |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                     |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                    | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                    |                3 |              8 |         2.67 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_3_fu_194/flow_control_loop_pipe_sequential_init_U/grp_quad_frame_remapper_Pipeline_3_fu_194_ap_start_reg_reg                                      |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              8 |         2.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[23]_i_1_n_3                                                                                           |                6 |              8 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg_0                                                                                                                                                       |                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                                         | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_3                                                                                              |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/sig_dre_tvalid_i_reg                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/sig_clr_dbc_reg_reg[0]                                                                        |                2 |              8 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                              | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                           |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                6 |              8 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[103]_i_1_n_3                                                                                          |                6 |              8 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                                                                                       | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                         | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                         | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                     | project1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                            |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                               | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                        | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                        |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                                                                          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                         | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                   | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0[0]                                                          |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[71]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[55]_i_1_n_3                                                                                           |                7 |              8 |         1.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[39]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0                                                                  | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0[0]                                                          |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[127]_i_1_n_3                                                                                          |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[119]_i_1_n_3                                                                                          |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[71]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[31]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[127]_i_1_n_3                                                                                          |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[119]_i_1_n_3                                                                                          |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[47]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[103]_i_1_n_3                                                                                          |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[111]_i_1_n_3                                                                                          |                7 |              8 |         1.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[79]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[7]_i_1_n_3                                                                                            |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[39]_i_1_n_3                                                                                           |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[23]_i_1_n_3                                                                                           |                7 |              8 |         1.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[95]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[15]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[87]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[63]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/shl_ln142_1_reg_645[55]_i_1_n_3                                                                                           |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[111]_i_1_n_3                                                                                          |                6 |              8 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[15]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                    | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[95]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[7]_i_1_n_3                                                                                            |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                 | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[79]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[63]_i_1_n_3                                                                                           |                5 |              8 |         1.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[87]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[47]_i_1_n_3                                                                                           |                6 |              8 |         1.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                        | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                               | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                1 |              8 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                 | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                         | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                4 |              8 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_len_buf[7]_i_1_n_3                                                                                                                 | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                2 |              8 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                              | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                               | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                                    | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_3                                                                                                  |                2 |              8 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/shl_ln156_1_reg_659[31]_i_1_n_3                                                                                           |                4 |              8 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_flush_db2_reg[0]                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0              |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                        | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                        | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                            | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                   | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                      | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_3_fu_194/flow_control_loop_pipe_sequential_init_U/loop_index5_fu_50                                                                                            |                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_4_fu_202/flow_control_loop_pipe_sequential_init_U/grp_quad_frame_remapper_Pipeline_4_fu_202_line_buf_out_we0[0]                                                |                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_7_fu_219/flow_control_loop_pipe_sequential_init_U/loop_index_fu_54                                                                                             |                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_flush_db2_reg_1[0]                   | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0              |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                      | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |                5 |              9 |         1.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                        | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                     |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                5 |              9 |         1.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                 |                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                        | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                        |                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                          |                6 |              9 |         1.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                    |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                5 |              9 |         1.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_1_fu_189/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                         |                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_2_fu_227/flow_control_loop_pipe_sequential_init_U/loop_index8_fu_54                                                                                            |                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0              |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0              |                3 |              9 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                     |                2 |              9 |         4.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |              9 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                   |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                        |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/sig_stream_rst_reg_n_reg_1[0]                                                                       |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                |                2 |             10 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/i_fu_72[9]_i_2_n_3                                                                                                                     | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                2 |             10 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/sig_stream_rst_reg_n_reg_0[0]                                                                       |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                          |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                                                          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/sig_stream_rst_reg_n_reg[0]                                                                         |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                |                2 |             10 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/ap_CS_fsm_state3                                                                                                                                                                                |                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/i_fu_72[9]_i_2__0_n_3                                                                                                                  | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                2 |             10 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_strb_reg_out_reg[0][0]               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_mmap_rst_reg_n_reg_0[0] |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                                                                      | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_strb_reg_out_reg[1][0]               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_mmap_rst_reg_n_reg_1[0] |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                      |                4 |             10 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_strb_reg_out_reg[2][0]               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_mmap_rst_reg_n_reg_2[0] |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                 | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_strb_reg_out_reg[3][0]               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_mmap_rst_reg_n_reg[0]   |                2 |             10 |         5.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                              |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                                                                        | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                3 |             10 |         3.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                         |                3 |             10 |         3.33 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                            |                3 |             10 |         3.33 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                      |                4 |             11 |         2.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[10]_i_1_n_3                                                                                                                                        | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                3 |             11 |         3.67 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                    | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                       |                2 |             11 |         5.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[10]_i_1_n_3                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                4 |             11 |         2.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                       |                2 |             11 |         5.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                             |                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                    | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                       |                2 |             11 |         5.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                           |                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                               | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                           |                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                               | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                5 |             12 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                           |                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                               | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                5 |             12 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                           |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                            |                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                      |                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                            |                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_2                                                                                                                                                             | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_2                                                                                                                                                             | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_10                                                                                                                                                          | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_10                                                                                                                                                          | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_5                                                                                                                                                         | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_5                                                                                                                                                         | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_6                                                                                                                                                             | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_6                                                                                                                                                             | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_9                                                                                                                                                   | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                                                                                                            |                5 |             12 |         2.40 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_11                                                                                                                                                      | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                                                                                                |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                              | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                        | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                       | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                 |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                         | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                 |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                                                                                    | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                                                                                                 |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                     | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                   |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                     | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                   |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                    | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                                                                                                 |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                                                                                              | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                          |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled                                                                                                                                                            | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                2 |             12 |         6.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                          |                7 |             12 |         1.71 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                     |                3 |             12 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_4                                                                                                                                                               | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                2 |             12 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                           | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |         2.40 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                |                3 |             12 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                             |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                           | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                               | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                      | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                             |                2 |             12 |         6.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                               | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                       |                3 |             12 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                        | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                |                3 |             12 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                               | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                5 |             12 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.s_axi_arid_d                                                                                                |                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                               | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                5 |             12 |         2.40 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                            |                4 |             13 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                2 |             13 |         6.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |                7 |             13 |         1.86 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                3 |             13 |         4.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |                5 |             13 |         2.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                             |                4 |             13 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SS[0]                       |                5 |             13 |         2.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                  |                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                  | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                3 |             13 |         4.33 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                           | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                      |                4 |             13 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                3 |             13 |         4.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |                7 |             13 |         1.86 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                6 |             13 |         2.17 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                     |                7 |             14 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                             | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/syncstages_ff_reg[3][0]                                                                                                                                 |                7 |             14 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                3 |             14 |         4.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                         | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/syncstages_ff_reg[3][0]                                                                                                                                 |                6 |             14 |         2.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                               | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                              |                5 |             15 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                4 |             16 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                3 |             16 |         5.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                    |                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                             |                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                              | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                4 |             16 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                2 |             16 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                 | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             16 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             16 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                2 |             16 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                 | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             16 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                             |                7 |             17 |         2.43 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                            |                5 |             17 |         3.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                 | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                       |                6 |             17 |         2.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                       |                5 |             17 |         3.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                        | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                7 |             17 |         2.43 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |                6 |             17 |         2.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                        |                                                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                |                8 |             18 |         2.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                        |                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                8 |             19 |         2.38 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                           |               10 |             19 |         1.90 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sel                                                           |                                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             20 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_next_sequential_reg_reg                                                  | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                              |                5 |             20 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0                                                                  | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                9 |             20 |         2.22 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             20 |         3.33 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                              |                5 |             21 |         4.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                             |                                                                                                                                                                                                                          |                8 |             21 |         2.62 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                5 |             21 |         4.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                5 |             21 |         4.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                6 |             21 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                               |                5 |             22 |         4.40 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             22 |         1.69 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_reg[3]_0[0]                                            | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_inhibit_rdy_n_reg                                              |                4 |             22 |         5.50 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               15 |             22 |         1.47 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |               12 |             23 |         1.92 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                               |                8 |             23 |         2.88 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                          |                4 |             23 |         5.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                           | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                     | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                       | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                8 |             24 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                9 |             24 |         2.67 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                      | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                        |                7 |             24 |         3.43 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                            | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                5 |             24 |         4.80 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                6 |             24 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                7 |             24 |         3.43 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_327[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             24 |         1.85 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_271[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_268[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               10 |             24 |         2.40 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_267[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                4 |             24 |         6.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_328[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_337[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             24 |         1.85 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                7 |             24 |         3.43 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_270[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_335[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                7 |             24 |         3.43 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_334[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               12 |             24 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_336[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                  | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                9 |             24 |         2.67 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][42]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_269[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/sel                                                                                                                                                                                  | project1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                   |                6 |             24 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_266[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                6 |             24 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_263[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                6 |             24 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_265[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                9 |             24 |         2.67 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_260[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                7 |             24 |         3.43 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_261[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               10 |             24 |         2.40 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_262[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                             | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               11 |             24 |         2.18 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                  | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                4 |             24 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                  | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                7 |             24 |         3.43 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_7                                                                                                                                                          | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                4 |             24 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                        | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                5 |             24 |         4.80 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                              | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                5 |             24 |         4.80 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_8                                                                                                                                                            | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                5 |             24 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel                                                                                                                                                                                  | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                   |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel                                                                                                                                                                                  | project1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                   |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                  | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             24 |         3.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_264[0]                                                                                                                                      | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |                5 |             24 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                               |                                                                                                                                                                                                                          |               13 |             24 |         1.85 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                  | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             24 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                   | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                9 |             24 |         2.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                              |                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                              |                                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                  |                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_326[0]                                                                                                                                     | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               10 |             24 |         2.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                 | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                6 |             24 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                           | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                6 |             24 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                       | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |                7 |             25 |         3.57 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                7 |             25 |         3.57 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_0                                                                                                                                        |               12 |             25 |         2.08 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                        | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               16 |             25 |         1.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                    | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                   |                7 |             25 |         3.57 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                  |                7 |             25 |         3.57 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                  |                6 |             25 |         4.17 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                         | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               13 |             25 |         1.92 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                         | project1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |               10 |             25 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                   |                                                                                                                                                                                                                          |               14 |             26 |         1.86 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                     | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                              |                5 |             26 |         5.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                              |                                                                                                                                                                                                                          |                8 |             27 |         3.38 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage2                                                                                                                   |                                                                                                                                                                                                                          |               11 |             28 |         2.55 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/user_resp/dout_vld_reg_1[0]                                                                                                                                          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/SR[0]                                                                                                                                                              |                7 |             28 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                             |                                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage2                                                                                                                   |                                                                                                                                                                                                                          |               12 |             29 |         2.42 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                     | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                            |               11 |             29 |         2.64 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                 | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                            |                9 |             29 |         3.22 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                           | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                  |               12 |             30 |         2.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                8 |             31 |         3.88 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                           |               15 |             31 |         2.07 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1                                                                                                                                             |                                                                                                                                                                                                                          |               13 |             31 |         2.38 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                   |               14 |             32 |         2.29 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                |               16 |             32 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               19 |             32 |         1.68 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               17 |             32 |         1.88 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/int_src[31]_i_1_n_3                                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                8 |             32 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               14 |             32 |         2.29 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               14 |             32 |         2.29 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/int_src[63]_i_1_n_3                                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                7 |             32 |         4.57 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               14 |             32 |         2.29 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                           | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               19 |             32 |         1.68 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/int_dst[63]_i_1_n_3                                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                9 |             32 |         3.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/int_dst[31]_i_1_n_3                                                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                6 |             32 |         5.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/control_s_axi_U/int_size_in_16bytes[31]_i_1_n_3                                                                                                                                                 | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               12 |             32 |         2.67 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               17 |             32 |         1.88 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               11 |             32 |         2.91 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                             |                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                7 |             32 |         4.57 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                      | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                9 |             32 |         3.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                           |                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                               |                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                8 |             32 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                    | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |                8 |             32 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[8]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |                9 |             32 |         3.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                            |                7 |             32 |         4.57 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                    |               15 |             32 |         2.13 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                       | project1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                   |               18 |             32 |         1.78 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               13 |             32 |         2.46 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                   |                9 |             32 |         3.56 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               21 |             32 |         1.52 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                             |               22 |             32 |         1.45 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               13 |             32 |         2.46 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                   | project1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                  |                8 |             32 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                             | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                9 |             32 |         3.56 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                    |               10 |             32 |         3.20 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                 |                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                              |               19 |             32 |         1.68 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                        | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               11 |             32 |         2.91 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                     |                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_1[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               18 |             32 |         1.78 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                             |                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                |                                                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                |                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                9 |             33 |         3.67 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                  |               16 |             33 |         2.06 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                 |               16 |             33 |         2.06 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | project1_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                           |               16 |             33 |         2.06 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                     |                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                 |                                                                                                                                                                                                                          |               11 |             34 |         3.09 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                |                                                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                          |                7 |             35 |         5.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                             |                6 |             35 |         5.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                |                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  project1_i/processing_system7_0/inst/FCLK_CLK2          |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |               22 |             36 |         1.64 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                               | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                 |               13 |             36 |         2.77 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/Q[0]                                                                                                                                   |                                                                                                                                                                                                                          |               17 |             36 |         2.12 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                     |                                                                                                                                                                                                                          |                5 |             36 |         7.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |               13 |             36 |         2.77 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                             |                                                                                                                                                                                                                          |                5 |             36 |         7.20 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                           | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                         |               10 |             37 |         3.70 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |               10 |             37 |         3.70 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage1                                                                                                                   |                                                                                                                                                                                                                          |               17 |             37 |         2.18 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                |                                                                                                                                                                                                                          |               20 |             37 |         1.85 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                5 |             38 |         7.60 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               12 |             38 |         3.17 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/E[0]                                                                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               12 |             38 |         3.17 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_last_dbeat_reg                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/m_axi_mm2s_rlast_0                                              |                6 |             38 |         6.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                          |                8 |             38 |         4.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                          |                8 |             38 |         4.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                             | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                |               15 |             38 |         2.53 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                |                                                                                                                                                                                                                          |               10 |             38 |         3.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                            | project1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                |               15 |             38 |         2.53 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                   | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               11 |             38 |         3.45 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                  |               13 |             42 |         3.23 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/FIFO_Full_reg_1                                                                      |                                                                                                                                                                                                                          |                6 |             42 |         7.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                          |                8 |             42 |         5.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                          |                7 |             42 |         6.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                   |               16 |             42 |         2.62 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                          |                8 |             43 |         5.38 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                          |                7 |             43 |         6.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                          |                8 |             43 |         5.38 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/FIFO_Full_reg_1                                                                      |                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/FIFO_Full_reg_1                                                              |                                                                                                                                                                                                                          |                6 |             43 |         7.17 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                          |                7 |             43 |         6.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                          |                9 |             44 |         4.89 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                          |                8 |             44 |         5.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                    | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                   |               10 |             44 |         4.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_halt_reg_reg                                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                   |                8 |             45 |         5.62 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                 |                                                                                                                                                                                                                          |               12 |             46 |         3.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_halt_reg_reg                                                                     | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                |                8 |             46 |         5.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                          |               13 |             46 |         3.54 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                          |               12 |             47 |         3.92 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                          |                8 |             47 |         5.88 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                                                                          |               10 |             48 |         4.80 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 | project1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                  |                                                                                                                                                                                                                          |                6 |             48 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                    | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                       |                9 |             48 |         5.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                          |               10 |             48 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                                                                          |               10 |             48 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                             | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               11 |             48 |         4.36 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          | project1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                            |                                                                                                                                                                                                                          |               10 |             48 |         4.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |               10 |             49 |         4.90 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                         |               16 |             49 |         3.06 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                        |               15 |             49 |         3.27 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                           | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |               14 |             49 |         3.50 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                          |               10 |             49 |         4.90 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                  | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                         |                9 |             50 |         5.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                                    | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                   |                8 |             50 |         6.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                          |                7 |             50 |         7.14 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                |                                                                                                                                                                                                                          |                7 |             51 |         7.29 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                 |                                                                                                                                                                                                                          |               13 |             52 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                          |               19 |             52 |         2.74 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                          |               16 |             52 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                 |                                                                                                                                                                                                                          |               12 |             52 |         4.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_CS_fsm_pp0_stage0                                                                                                                   |                                                                                                                                                                                                                          |               26 |             52 |         2.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_CS_fsm_pp0_stage0                                                                                                                   |                                                                                                                                                                                                                          |               29 |             53 |         1.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                            | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               11 |             53 |         4.82 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                             | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               10 |             53 |         5.30 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                          |               21 |             54 |         2.57 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                 |                                                                                                                                                                                                                          |               14 |             54 |         3.86 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                              |               13 |             55 |         4.23 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |               18 |             59 |         3.28 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/ap_CS_fsm_state5                                                                                                                                                                                |                                                                                                                                                                                                                          |               16 |             60 |         3.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                                                                |                                                                                                                                                                                                                          |               15 |             60 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/reg_2440                                                                                                                                                                                        |                                                                                                                                                                                                                          |               17 |             60 |         3.53 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_1[0]                                                                                                                                | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               16 |             60 |         3.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               22 |             61 |         2.77 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                             |                                                                                                                                                                                                                          |               20 |             61 |         3.05 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                              |                                                                                                                                                                                                                          |               16 |             61 |         3.81 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                             |                                                                                                                                                                                                                          |               20 |             62 |         3.10 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                              |                                                                                                                                                                                                                          |               11 |             62 |         5.64 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/flow_control_loop_pipe_sequential_init_U/push                                                                                          |                                                                                                                                                                                                                          |                9 |             64 |         7.11 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                              | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                9 |             64 |         7.11 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                                             |                                                                                                                                                                                                                          |                9 |             64 |         7.11 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                       |                                                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                            | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |                9 |             64 |         7.11 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                      |                                                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               24 |             65 |         2.71 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_3[0]                                                                                                                                |                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                            |                                                                                                                                                                                                                          |               20 |             65 |         3.25 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                                                                  | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               18 |             67 |         3.72 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/next_rreq                                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               20 |             67 |         3.35 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                          |               12 |             67 |         5.58 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                          |               12 |             67 |         5.58 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                          |               20 |             67 |         3.35 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                          |                                                                                                                                                                                                                          |               23 |             67 |         2.91 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                         |                                                                                                                                                                                                                          |               24 |             67 |         2.79 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                                                                   |                                                                                                                                                                                                                          |               20 |             67 |         3.35 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                          |               14 |             69 |         4.93 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                          |               16 |             69 |         4.31 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               17 |             71 |         4.18 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                                                                   | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               18 |             71 |         3.94 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               18 |             72 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                                    | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               13 |             72 |         5.54 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                          |               17 |             72 |         4.24 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                          |               18 |             72 |         4.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                          |               14 |             73 |         5.21 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                          |               12 |             73 |         6.08 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                                         | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               18 |             78 |         4.33 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                   |               21 |             81 |         3.86 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               15 |             83 |         5.53 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               16 |             83 |         5.19 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               16 |             89 |         5.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               16 |             89 |         5.56 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                   |                                                                                                                                                                                                                          |               17 |             98 |         5.76 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/ap_CS_fsm_state2                                                                                                                                                                                |                                                                                                                                                                                                                          |               28 |             99 |         3.54 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               57 |            100 |         1.75 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                         | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               28 |            101 |         3.61 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                        | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               24 |            101 |         4.21 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               13 |            104 |         8.00 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                               |               52 |            107 |         2.06 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                |                                                                                                                                                                                                                          |               22 |            109 |         4.95 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               14 |            112 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               14 |            112 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                          |               14 |            112 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/ap_CS_fsm_state1                                                                                                                                                                                |                                                                                                                                                                                                                          |               27 |            125 |         4.63 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/ap_ready_int                                                                                                                           |                                                                                                                                                                                                                          |               26 |            128 |         4.92 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207/reg_135[127]_i_1_n_3                                                                                                                   |                                                                                                                                                                                                                          |               52 |            128 |         2.46 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                     |                                                                                                                                                                                                                          |               38 |            128 |         3.37 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/reg_135[127]_i_1__0_n_3                                                                                                                |                                                                                                                                                                                                                          |               35 |            128 |         3.66 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213/ap_ready_int                                                                                                                           |                                                                                                                                                                                                                          |               24 |            128 |         5.33 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                 |                                                                                                                                                                                                                          |               40 |            128 |         3.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                          |               25 |            129 |         5.16 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                         |                                                                                                                                                                                                                          |               47 |            129 |         2.74 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                                      |                                                                                                                                                                                                                          |               33 |            129 |         3.91 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                         |                                                                                                                                                                                                                          |               42 |            129 |         3.07 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/full_n_reg_1[0]                                                                                                                                           |                                                                                                                                                                                                                          |               30 |            129 |         4.30 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |               46 |            129 |         2.80 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |               45 |            131 |         2.91 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                          |               33 |            131 |         3.97 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               25 |            135 |         5.40 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               26 |            137 |         5.27 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       | project1_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                              |               35 |            139 |         3.97 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                               | project1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                              |               28 |            141 |         5.04 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                   | project1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                            |               28 |            141 |         5.04 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                 | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               27 |            142 |         5.26 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       | project1_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                |               30 |            145 |         4.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                          |               34 |            145 |         4.26 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |               30 |            145 |         4.83 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                          |               31 |            145 |         4.68 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                          |               29 |            145 |         5.00 |
|  project1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |               44 |            146 |         3.32 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                            | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               49 |            151 |         3.08 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                | project1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               45 |            151 |         3.36 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               28 |            152 |         5.43 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               30 |            156 |         5.20 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               31 |            156 |         5.03 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   | project1_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                    | project1_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                              |               43 |            173 |         4.02 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               23 |            184 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               23 |            184 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               25 |            196 |         7.84 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       | project1_i/quad_frame_remapper_0/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0                                                                                                         |               73 |            202 |         2.77 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               26 |            208 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               27 |            216 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          | project1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                          |               27 |            216 |         8.00 |
|  project1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |              191 |            656 |         3.43 |
|  project1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |              303 |           1084 |         3.58 |
|  project1_i/util_ds_buf_0/U0/BUFG_O[0]                   |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |              320 |           1162 |         3.63 |
|  project1_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                          |              540 |           1613 |         2.99 |
+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


