{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610488072456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610488072473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 18:47:52 2021 " "Processing started: Tue Jan 12 18:47:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610488072473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488072473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquinaestado -c maquinaestado " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquinaestado -c maquinaestado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488072474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610488073018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610488073018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaestado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquinaestado-behaviour " "Found design unit 1: maquinaestado-behaviour" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610488108359 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquinaestado " "Found entity 1: maquinaestado" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610488108359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquinaestado " "Elaborating entity \"maquinaestado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610488108417 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proxsaida maquinaestado.vhd(28) " "VHDL Process Statement warning at maquinaestado.vhd(28): inferring latch(es) for signal or variable \"proxsaida\", which holds its previous value in one or more paths through the process" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610488108587 "|maquinaestado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_futuro maquinaestado.vhd(28) " "VHDL Process Statement warning at maquinaestado.vhd(28): inferring latch(es) for signal or variable \"estado_futuro\", which holds its previous value in one or more paths through the process" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610488108588 "|maquinaestado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida maquinaestado.vhd(28) " "VHDL Process Statement warning at maquinaestado.vhd(28): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610488108588 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] maquinaestado.vhd(28) " "Inferred latch for \"saida\[0\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108607 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] maquinaestado.vhd(28) " "Inferred latch for \"saida\[1\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108608 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] maquinaestado.vhd(28) " "Inferred latch for \"saida\[2\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108608 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] maquinaestado.vhd(28) " "Inferred latch for \"saida\[3\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108608 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S0 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S0\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108609 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S05 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S05\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108609 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S10 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S10\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108610 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S15 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S15\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108610 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S20 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S20\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108611 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S25 maquinaestado.vhd(28) " "Inferred latch for \"estado_futuro.S25\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108611 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proxsaida\[0\] maquinaestado.vhd(28) " "Inferred latch for \"proxsaida\[0\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108612 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proxsaida\[1\] maquinaestado.vhd(28) " "Inferred latch for \"proxsaida\[1\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108612 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proxsaida\[2\] maquinaestado.vhd(28) " "Inferred latch for \"proxsaida\[2\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108613 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proxsaida\[3\] maquinaestado.vhd(28) " "Inferred latch for \"proxsaida\[3\]\" at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108613 "|maquinaestado"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "saida\[3\] maquinaestado.vhd(20) " "Can't resolve multiple constant drivers for net \"saida\[3\]\" at maquinaestado.vhd(20)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108616 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "maquinaestado.vhd(28) " "Constant driver at maquinaestado.vhd(28)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 28 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108616 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "saida\[2\] maquinaestado.vhd(20) " "Can't resolve multiple constant drivers for net \"saida\[2\]\" at maquinaestado.vhd(20)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108616 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "saida\[1\] maquinaestado.vhd(20) " "Can't resolve multiple constant drivers for net \"saida\[1\]\" at maquinaestado.vhd(20)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108616 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "saida\[0\] maquinaestado.vhd(20) " "Can't resolve multiple constant drivers for net \"saida\[0\]\" at maquinaestado.vhd(20)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108616 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610488108618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610488108889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 12 18:48:28 2021 " "Processing ended: Tue Jan 12 18:48:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610488108889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610488108889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610488108889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488108889 ""}
