Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 17:11:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.291        0.000                      0                   67        0.227        0.000                      0                   67        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.291        0.000                      0                   67        0.227        0.000                      0                   67        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.795ns (24.634%)  route 2.432ns (75.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.651     8.364    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X32Y33         FDRE (Setup_fdre_C_CE)      -0.412    14.655    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.795ns (24.634%)  route 2.432ns (75.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.651     8.364    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X32Y33         FDRE (Setup_fdre_C_CE)      -0.412    14.655    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.795ns (24.634%)  route 2.432ns (75.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.651     8.364    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X32Y33         FDRE (Setup_fdre_C_CE)      -0.412    14.655    display/D_pixel_idx_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.795ns (24.634%)  route 2.432ns (75.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.651     8.364    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X32Y33         FDRE (Setup_fdre_C_CE)      -0.412    14.655    display/D_pixel_idx_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.795ns (24.827%)  route 2.407ns (75.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.176     6.831    display/matlat_OBUF
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=4, routed)           0.605     7.559    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I2_O)        0.153     7.712 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.626     8.339    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.842    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.376    14.705    display/D_pixel_idx_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.269%)  route 0.144ns (40.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  display/D_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  display/D_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.144     1.806    display/D_sclk_counter_q_reg[2]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    display/D_sclk_counter_q[5]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    display/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     1.625    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.149     1.814    display/D_pixel_idx_q_reg[10]_0[4]
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  display/D_pixel_idx_q[10]_i_2/O
                         net (fo=1, routed)           0.000     1.859    display/D_pixel_idx_q[10]_i_2_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.824     2.014    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     1.622    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.788%)  route 0.159ns (43.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=6, routed)           0.159     1.824    display/D_pixel_idx_q[1]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    display/D_pixel_idx_q[4]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.092     1.627    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.500    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.813    reset_cond/D_stage_d[2]
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X32Y31         FDPE (Hold_fdpe_C_D)         0.070     1.570    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.634%)  route 0.160ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=6, routed)           0.160     1.825    display/D_pixel_idx_q[1]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  display/D_pixel_idx_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    display/D_pixel_idx_q[3]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.091     1.626    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.900%)  route 0.165ns (44.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  display/D_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  display/D_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.165     1.828    display/D_sclk_counter_q_reg[2]
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  display/D_sclk_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    display/D_sclk_counter_q[4]_i_1_n_0
    SLICE_X33Y31         FDRE                                         r  display/D_sclk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    display/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.091     1.624    display/D_sclk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.500    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.823    reset_cond/D_stage_d[3]
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X32Y31         FDPE (Hold_fdpe_C_D)         0.072     1.572    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=7, routed)           0.187     1.852    display/D_pixel_idx_q[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.043     1.895 r  display/D_pixel_idx_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    display/D_pixel_idx_q[2]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.824     2.014    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     1.632    display/D_pixel_idx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.213ns (53.362%)  route 0.186ns (46.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.186     1.851    display/D_pixel_idx_q_reg[10]_0[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.049     1.900 r  display/D_pixel_idx_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.900    display/D_pixel_idx_q[7]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.824     2.014    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     1.632    display/D_pixel_idx_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.890%)  route 0.186ns (47.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.186     1.851    display/D_pixel_idx_q_reg[10]_0[0]
    SLICE_X34Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.896 r  display/D_pixel_idx_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    display/D_pixel_idx_q[6]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.824     2.014    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     1.622    display/D_pixel_idx_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y30   display/D_latch_blank_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   display/D_latch_blank_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   display/D_pixel_idx_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   display/D_pixel_idx_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   display/D_pixel_idx_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   display/D_pixel_idx_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   display/D_pixel_idx_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   display/D_pixel_idx_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   display/D_pixel_idx_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y30   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   display/D_pixel_idx_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.097ns (52.638%)  route 3.686ns (47.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.552     5.136    display/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          3.686     9.341    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.579    12.919 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000    12.919    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 4.045ns (53.166%)  route 3.563ns (46.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           3.563     9.222    mataddr_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.527    12.748 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.748    mataddr[4]
    J4                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 3.982ns (53.471%)  route 3.465ns (46.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_rgb_data_0_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_rgb_data_0_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.465     9.062    lopt_3
    G1                   OBUF (Prop_obuf_I_O)         3.526    12.588 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.588    mattop[0]
    G1                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 3.978ns (53.917%)  route 3.400ns (46.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           3.400     8.997    matbot_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.522    12.519 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.519    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.168ns (56.619%)  route 3.194ns (43.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.478     5.618 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           3.194     8.812    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.690    12.503 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.503    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.024ns (55.165%)  route 3.270ns (44.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.553     5.137    display/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           3.270     8.864    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.568    12.431 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.431    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 4.049ns (55.702%)  route 3.220ns (44.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           3.220     8.879    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.531    12.410 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.410    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.957ns (54.571%)  route 3.294ns (45.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           3.294     8.891    mattop_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.392 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.392    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 4.000ns (55.277%)  route 3.236ns (44.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           3.236     8.833    lopt_1
    H3                   OBUF (Prop_obuf_I_O)         3.544    12.376 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.376    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.985ns (55.390%)  route 3.209ns (44.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  display/D_rgb_data_1_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.209     8.806    lopt
    J1                   OBUF (Prop_obuf_I_O)         3.529    12.334 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.334    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.407ns (58.903%)  route 0.982ns (41.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.982     2.624    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.891 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.891    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.343ns (54.998%)  route 1.099ns (45.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.099     2.741    mattop_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.943 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.943    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.370ns (55.993%)  route 1.077ns (44.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_1_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.077     2.719    lopt
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.948 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.948    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.410ns (56.990%)  route 1.064ns (43.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.064     2.704    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.973 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.973    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.430ns (57.671%)  route 1.050ns (42.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.050     2.692    lopt_4
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.981 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.981    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.386ns (55.809%)  route 1.097ns (44.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.097     2.739    lopt_1
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.983 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.983    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.420ns (56.788%)  route 1.081ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.081     2.730    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.272     4.002 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.002    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.396ns (55.702%)  route 1.110ns (44.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           1.110     2.775    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.007 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.007    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.364ns (53.890%)  route 1.167ns (46.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.167     2.809    matbot_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.032 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.032    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.409ns (55.427%)  route 1.133ns (44.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.133     2.773    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     4.041 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.041    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.634ns (34.135%)  route 3.153ns (65.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.027    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.636     4.786    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435     4.840    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.634ns (34.135%)  route 3.153ns (65.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.027    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.636     4.786    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435     4.840    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.634ns (34.135%)  route 3.153ns (65.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.027    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.636     4.786    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435     4.840    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.634ns (34.135%)  route 3.153ns (65.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.027    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.636     4.786    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435     4.840    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.322ns (18.561%)  route 1.415ns (81.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.460    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     1.737    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.322ns (18.561%)  route 1.415ns (81.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.460    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     1.737    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.322ns (18.561%)  route 1.415ns (81.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.460    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     1.737    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.322ns (18.561%)  route 1.415ns (81.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.460    reset_cond/rst_n_IBUF
    SLICE_X32Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.505 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     1.737    reset_cond/M_reset_cond_in
    SLICE_X32Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     2.013    reset_cond/CLK
    SLICE_X32Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





