;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 30
	ADD -410, 30
	SUB @121, 106
	SUB <800, @2
	SUB @121, 106
	CMP -207, <-120
	SUB #0, -10
	SUB #0, -10
	SUB @126, 136
	SUB #0, -10
	JMP -1, @-20
	SUB @121, 106
	CMP 10, 230
	ADD 38, 8
	DJN -207, @-120
	CMP <800, @2
	SUB <800, @2
	CMP @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	MOV <-66, <-20
	JMP @12, #201
	ADD 10, 30
	SUB @121, 106
	SUB @126, 136
	SUB @121, 106
	SUB @121, 106
	JMZ 63, @121
	SUB @121, 106
	JMP -1, @-20
	SUB @-127, 100
	CMP @131, 106
	CMP -207, <-120
	SPL 0, <-2
	SUB @-127, 100
	SLT 130, 9
	MOV -81, <-27
	ADD 130, 9
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	JMN 0, <-2
	JMN 0, <-2
	JMP -1, @-20
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
