// Seed: 2682433681
module module_0 (
    input wor module_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri id_4
);
  wire id_6;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  logic id_5,
    input  wor   id_6,
    output wand  id_7,
    input  wand  id_8,
    input  wand  id_9,
    output logic id_10,
    input  wire  id_11
);
  wor  id_13 = (1);
  wire id_14;
  xnor (id_0, id_11, id_15, id_16, id_3, id_8, id_6, id_2, id_13, id_4);
  wire id_15;
  wire id_16;
  always @(*) id_10 <= id_5;
  module_0(
      id_6, id_9, id_2, id_0, id_1
  );
endmodule
