diff -drupN a/arch/arm64/boot/dts/sunxi/sun50iw1p1.dtsi b/arch/arm64/boot/dts/sunxi/sun50iw1p1.dtsi
--- a/arch/arm64/boot/dts/sunxi/sun50iw1p1.dtsi	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/arm64/boot/dts/sunxi/sun50iw1p1.dtsi	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,1650 @@
+/*
+ * Allwinner Technology CO., Ltd. sun50iw1p1 platform
+ *
+ * fpga support
+ * modify base on juno.dts
+ */
+/* kernel used */
+/memreserve/ 0x40020000 0x00001000; /* super standby range        : [0x40020000~0x41020800], size = 4K  */
+/memreserve/ 0x48000000 0x01000000; /* atf                        : [0x48000000~0x49000000], size = 16M */
+/* tf used */
+/memreserve/ 0x48100000 0x00004000; /* arisc dram code space range: [0x48100000~0x48104000], size = 16K */
+/memreserve/ 0x48104000 0x00001000; /* arisc para cfg range       : [0x48104000~0x48105000], size = 4K  */
+/memreserve/ 0x48105000 0x00001000; /* arisc message pool range   : [0x48105000~0x48106000], size = 4K  */
+/* ramoops used */
+/memreserve/ 0x48106000 0x00060000; /* ramoops range              : [0x48106000~0x48166000], size = 384K */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/gpio/gpio.h>
+#include "sun50iw1p1-clk.dtsi"
+#include "sun50iw1p1-pinctrl.dtsi"
+/ {
+	model = "sun50iw1";
+	compatible = "arm,sun50iw1p1";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		serial4 = &uart4;
+		twi0 = &twi0;
+		twi1 = &twi1;
+		twi2 = &twi2;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		gmac0 = &gmac0;
+		global_timer0  = &soc_timer0;
+		cci0 = &csi_cci0;
+		mipi0 = &mipi0;
+		csi_res0 = &csi_res0;
+		isp0 = &isp0;
+		vfe0 = &csi0;
+		mmc0 = &sdc0;
+		mmc2 = &sdc2;
+		nand0 =&nand0;
+		disp = &disp;
+		lcd0 = &lcd0;
+		hdmi = &hdmi;
+		pwm = &pwm;
+		pwm0 = &pwm0;
+		s_pwm = &s_pwm;
+		spwm0 = &spwm0;
+		boot_disp = &boot_disp;
+	};
+
+	chosen {
+		bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init";
+		linux,initrd-start = <0x0 0x0>;
+		linux,initrd-end = <0x0 0x0>;
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			name = "android";
+			fstab {
+				compatible = "android,fstab";
+				name = "fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/by-name/vendor";
+					fsmgr_flags = "wait";
+					mnt_flags = "ro,barrier=1";
+					name = "vendor";
+					status = "ok";
+					type = "ext4";
+				};
+				system {
+					compatible = "android,system";
+					dev = "/dev/block/by-name/system";
+					fsmgr_flags = "wait";
+					mnt_flags = "ro,barrier=1";
+					name = "system";
+					status = "ok";
+					type = "ext4";
+				};
+			};
+		};
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-latency = <2000000>;
+			clock-frequency = <1008000000>;
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+		};
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1008000000>;
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+		};
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x2>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1008000000>;
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+		};
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x3>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1008000000>;
+			operating-points-v2 = <&cpu_opp_l_table0>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
+		};
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <230>;
+				exit-latency-us = <570>;
+				min-residency-us = <1000>;
+				local-timer-stop;
+			};
+
+			CLUSTER_SLEEP_0: cluster-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x1010000>;
+				entry-latency-us = <500>;
+				exit-latency-us = <1000>;
+				min-residency-us = <2500>;
+				local-timer-stop;
+			};
+
+			SYS_SLEEP_0: sys-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x2010000>;
+				entry-latency-us = <2000000>;
+				exit-latency-us = <2000000>;
+				min-residency-us = <2000000>;
+				local-timer-stop;
+			};
+		};
+	};
+
+	opp_dvfs_table:opp_dvfs_table {
+		cluster_num = <1>;
+		opp_table_count = <1>;
+
+		cpu_opp_l_table0: opp_l_table0 {
+			/* compatible = "operating-points-v2"; */
+			compatible = "allwinner,opp_l_table0";
+			opp_count = <5>;
+			opp-shared;
+
+			opp00 {
+				opp-hz = /bits/ 64 <480000000>;
+				opp-microvolt = <1040000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp01 {
+				opp-hz = /bits/ 64 <600000000>;
+				opp-microvolt = <1040000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp02 {
+				opp-hz = /bits/ 64 <720000000>;
+				opp-microvolt = <1100000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp03 {
+				opp-hz = /bits/ 64 <816000000>;
+				opp-microvolt = <1100000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp04 {
+				opp-hz = /bits/ 64 <1008000000>;
+				opp-microvolt = <1200000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp05 {
+				opp-hz = /bits/ 64 <1104000000>;
+				opp-microvolt = <1260000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+
+			opp06 {
+				opp-hz = /bits/ 64 <1152000000>;
+				opp-microvolt = <1300000>;
+				axi-bus-divide-ratio = <3>;
+				clock-latency-ns = <2000000>;
+			};
+		};
+	};
+
+	gpu: gpu@0x01c40000 {
+		compatible = "arm,mali-400", "arm,mali-utgard";
+		reg = <0x0 0x01c40000 0x0 0x10000>;
+		interrupts =
+			<GIC_SPI 97 4>,
+			<GIC_SPI 98 4>,
+			<GIC_SPI 99 4>,
+			<GIC_SPI 100 4>,
+			<GIC_SPI 102 4>,
+			<GIC_SPI 103 4>;
+		interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1";
+		clocks = <&clk_pll_gpu>, <&clk_gpu>;
+	};
+
+	psci {
+	    compatible		=  "arm,psci-0.2";
+	    method		=  "smc";
+	    psci_version	=  <0x84000000>;
+	    cpu_suspend		=  <0xc4000001>;
+	    cpu_off		=  <0x84000002>;
+	    cpu_on		=  <0xc4000003>;
+	    affinity_info	=  <0xc4000004>;
+	    migrate		=  <0xc4000005>;
+	    migrate_info_type	=  <0x84000006>;
+	    migrate_info_up_cpu =  <0xc4000007>;
+	    system_off		=  <0x84000008>;
+	    system_reset	=  <0x84000009>;
+
+	};
+	n_brom {
+		compatible = "allwinner,n-brom";
+		reg = <0x0 0x0 0x0 0xc000>;
+	};
+
+	s_brom {
+		compatible = "allwinner,s-brom";
+		reg = <0x0 0x0 0x0 0x10000>;
+	};
+
+	sram_ctrl {
+		device_type = "sram_ctrl";
+		compatible = "allwinner,sram_ctrl";
+		reg = <0x0 0x01c00000 0x0 0x100>;
+	};
+
+	sram_a1 {
+		compatible = "allwinner,sram_a1";
+		reg = <0x0 0x00010000 0x0 0x8000>;
+	};
+
+	sram_a2 {
+		compatible = "allwinner,sram_a2";
+		reg = <0x0 0x00040000 0x0 0x14000>;
+	};
+
+	prcm {
+		compatible = "allwinner,prcm";
+		reg = <0x0 0x01f01400 0x0 0x400>;
+	};
+
+	s_cpuscfg {
+		compatible = "allwinner,s_cpuscfg";
+		reg = <0x0 0x01f01c00 0x0 0x400>;
+	};
+
+	ion {
+		compatible = "allwinner,sunxi-ion";
+		/*types is list here:
+			ION_HEAP_TYPE_SYSTEM = 0,
+			ION_HEAP_TYPE_SYSTEM_CONTIG = 1,
+			ION_HEAP_TYPE_CARVEOUT = 2,
+			ION_HEAP_TYPE_CHUNK = 3,
+			ION_HEAP_TYPE_DMA = 4,
+			ION_HEAP_TYPE_SECURE = 6,
+		**/
+		heap_sys_user@0{
+			compatible = "allwinner,sys_user";
+			heap-name  = "sys_user";
+			heap-id    = <0x0>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_system";
+		};
+		heap_sys_contig@0{
+			compatible = "allwinner,sys_contig";
+			heap-name  = "sys_contig";
+			heap-id    = <0x1>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_contig";
+		};
+		heap_cma@0{
+			compatible = "allwinner,cma";
+			heap-name  = "cma";
+			heap-id    = <0x4>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_cma";
+		};
+		heap_secure@0{
+			compatible = "allwinner,secure";
+			heap-name  = "secure";
+			heap-id    = <0x6>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_secure";
+		};
+	};
+
+	dram: dram {
+		compatible = "allwinner,dram";
+		clocks = <&clk_pll_ddr0>, <&clk_pll_ddr1>;
+		clock-names = "pll_ddr0", "pll_ddr1";
+		dram_clk        = <672>;
+		dram_type       = <3>;
+		dram_zq         = <0x003F3FDD>;
+		dram_odt_en     = <1>;
+		dram_para1      = <0x10f41000>;
+		dram_para2      = <0x00001200>;
+		dram_mr0        = <0x1A50>;
+		dram_mr1        = <0x40>;
+		dram_mr2        = <0x10>;
+		dram_mr3        = <0>;
+		dram_tpr0       = <0x04E214EA>;
+		dram_tpr1       = <0x004214AD>;
+		dram_tpr2       = <0x10A75030>;
+		dram_tpr3       = <0>;
+		dram_tpr4       = <0>;
+		dram_tpr5       = <0>;
+		dram_tpr6       = <0>;
+		dram_tpr7       = <0>;
+		dram_tpr8       = <0>;
+		dram_tpr9       = <0>;
+		dram_tpr10      = <0>;
+		dram_tpr11      = <0>;
+		dram_tpr12      = <168>;
+		dram_tpr13      = <0x823>;
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x00000000 0x40000000 0x00000000 0x40000000>;
+	};
+
+	gic: interrupt-controller@1c81000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		device_type = "gic";
+		interrupt-controller;
+		reg = <0x0 0x01c81000 0 0x1000>, /* GIC Dist */
+		      <0x0 0x01c82000 0 0x2000>, /* GIC CPU */
+		      <0x0 0x01c84000 0 0x2000>, /* GIC VCPU Control */
+		      <0x0 0x01c86000 0 0x2000>; /* GIC VCPU */
+		interrupts = <GIC_PPI 9 0xf04>; /* GIC Maintenence IRQ */
+	};
+
+	wakeupgen: interrupt-controller {
+		compatible = "allwinner,sunxi-wakeupgen";
+		interrupt-controller;
+		#interrupt-cells = <3>;
+		space1 = <0x40020800 0x800>;
+		interrupt-parent = <&gic>;
+	};
+
+	chipid: sunxi-chipid@1c14200 {
+		compatible = "allwinner,sunxi-chipid";
+		device_type = "chipid";
+		reg = <0x0 0x01c14200 0 0x0200>; /* chipid */
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <24000000>;
+		arm,no-tick-in-suspend;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_SPI 116 4>,
+			     <GIC_SPI 117 4>,
+			     <GIC_SPI 118 4>,
+			     <GIC_SPI 119 4>;
+	};
+
+	dvfs_table: dvfs_table {
+		compatible = "allwinner,dvfs_table";
+		max_freq = <1200000000>;
+		min_freq = <480000000>;
+		lv_count = <8>;
+		lv1_freq = <1200000000>;
+		lv1_volt = <1300>;
+		lv2_freq = <1008000000>;
+		lv2_volt = <1200>;
+		lv3_freq = <816000000>;
+		lv3_volt = <1100>;
+		lv4_freq = <648000000>;
+		lv4_volt = <1040>;
+		lv5_freq = <0>;
+		lv5_volt = <1040>;
+		lv6_freq = <0>;
+		lv6_volt = <1040>;
+		lv7_freq = <0>;
+		lv7_volt = <1040>;
+		lv8_freq = <0>;
+		lv8_volt = <1040>;
+	};
+
+	dramfreq {
+		compatible = "allwinner,sunxi-dramfreq";
+		reg = <0x0 0x01c62000 0x0 0x1000>,
+				<0x0 0x01c63000 0x0 0x1000>,
+				<0x0 0x01c20000 0x0 0x800>;
+		clocks = <&clk_pll_ddr0>,<&clk_pll_ddr1>,<&clk_ahb1>;
+		status = "okay";
+	};
+
+	uboot: uboot {
+	};
+	soc: soc@01c00000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		device_type = "soc";
+		dma0:dma-controller@01c02000 {
+			compatible = "allwinner,sun50i-dma";
+			reg = <0x0 0x01c02000 0x0 0x1000>;
+			interrupts = <0 50 4>;
+			clocks = <&clk_dma>;
+			#dma-cells = <1>;
+		};
+
+		mbus0:mbus-controller@01c62000 {
+			compatible = "allwinner,sun50i-mbus";
+			reg = <0x0 0x01c62000 0x0 0x110>;
+			#mbus-cells = <1>;
+		};
+
+		arisc {
+			compatible = "allwinner,sunxi-arisc";
+			#address-cells = <2>;
+			#size-cells = <2>;
+			clocks = <&clk_losc>, <&clk_iosc>, <&clk_hosc>, <&clk_pll_periph0>;
+			clock-names = "losc", "iosc", "hosc", "pll_periph0";
+			powchk_used = <0x0>;
+			power_reg = <0x02309621>;
+			system_power = <50>;
+		};
+
+		arisc_space {
+			compatible = "allwinner,arisc_space";
+			/* num    dst        offset     size                              */
+			space1 = <0x48040000 0x00000000 0x00014000>; /* srama2 code space */
+			space2 = <0x48100000 0x00018000 0x00004000>; /* dram code space   */
+			space3 = <0x48104000 0x00000000 0x00001000>; /* para space        */
+			space4 = <0x48105000 0x00000000 0x00001000>; /* msgpool space     */
+		};
+
+		standby_space {
+			compatible = "allwinner,sun50iw1-superstandby";
+			/* num    dst        offset     size						*/
+			space1 = <0x40020000 0x00000000 0x00000800>; /* super standby para space        */
+		};
+
+		msgbox: msgbox@1c17000 {
+			compatible = "allwinner,msgbox";
+			clocks = <&clk_msgbox>;
+			clock-names = "clk_msgbox";
+			reg = <0x0 0x01c17000 0x0 0x1000>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_EDGE_RISING>;
+			status = "okay";
+		};
+
+		hwspinlock: hwspinlock@1c18000 {
+			compatible = "allwinner,sunxi-hwspinlock";
+			clocks = <&clk_hwspinlock_rst>, <&clk_hwspinlock_bus>;
+			clock-names = "clk_hwspinlock_rst" , "clk_hwspinlock_bus";
+			reg = <0x0 0x01c18000 0x0 0x1000>;
+			status = "okay";
+			num-locks = <8>; /* the number hwspinlock we needed, max 32 */
+		};
+
+		s_cir0: s_cir@1f02000 {
+			compatible = "allwinner,s_cir";
+			reg = <0x0 0x01f02000 0x0 0x400>;
+			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_cir0_pins_a>;
+			clocks = <&clk_hosc>,<&clk_cpurcir>;
+			supply = "vcc-pl";
+			supply_vol = <3300000>;
+			status = "okay";
+		};
+
+		s_uart0: s_uart@1f02800 {
+			compatible = "allwinner,s_uart";
+			reg = <0x0 0x01f02800 0x0 0x400>;
+			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_uart0_pins_a>;
+			status = "okay";
+		};
+
+		s_rsb0: s_rsb@1f03400 {
+			compatible = "allwinner,s_rsb";
+			reg = <0x0 0x01f03400 0x0 0x400>;
+			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_rsb0_pins_a>;
+			status = "okay";
+		};
+
+		s_jtag0: s_jtag0 {
+			compatible = "allwinner,s_jtag";
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_jtag0_pins_a>;
+			status = "disable";
+		};
+
+		box_start_os: box_start_os0 {
+			compatible = "allwinner,box_start_os";
+			start_type = <0x0>;
+			irkey_used = <0x0>;
+			pmukey_used = <0x0>;
+			pmukey_num = <0x0>;
+			led_power = <0x0>;
+			led_state = <0x0>;
+			status = "disable";
+		};
+		soc_timer0: timer@1c20c00 {
+			compatible = "allwinner,sun4i-a10-timer";
+			device_type = "soc_timer";
+			reg = <0x0 0x01c20c00 0x0 0x90>;
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <24000000>;
+			timer-prescale = <16>;
+			clocks = <&clk_hosc>, <&clk_losc>;
+		};
+		rtc: rtc@01f00000 {
+			compatible = "allwinner,sun50i-rtc";
+			device_type = "rtc";
+			reg = <0x0 0x1f00000 0x0 0x218>;
+			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+			gpr_offset = <0x100>;
+			gpr_len	   = <4>;
+			gpr_cur_pos = <0>;
+		};
+
+		wdt: watchdog@01c20ca0 {
+			compatible = "allwinner,sun50i-wdt";
+			reg = <0x0 0x01c20ca0 0x0 0x20>;
+			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		ve@01c0e000 {
+			compatible = "allwinner,sunxi-cedar-ve";
+			reg = <0x0 0x01c0e000 0x0 0x1000>,
+					<0x0 0x01c00000 0x0 0x10>,
+					<0x0 0x01c20000 0x0 0x800>;
+			interrupts = <GIC_SPI 58 4>;
+			clocks = <&clk_pll_ve>,
+							<&clk_ve>;
+
+		};
+
+		uart0: uart@01c28000 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart0";
+			reg = <0x0 0x01c28000 0x0 0x400>;
+			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart0>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart0_pins_a>;
+			pinctrl-1 = <&uart0_pins_b>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+			status = "disabled";
+		};
+
+		uart1: uart@01c28400 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart1";
+			reg = <0x0 0x01c28400 0x0 0x400>;
+			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart1>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart1_pins_a>;
+			pinctrl-1 = <&uart1_pins_b>;
+			uart1_port = <1>;
+			uart1_type = <4>;
+			status = "okay";
+		};
+
+		uart2: uart@01c28800 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart2";
+			reg = <0x0 0x01c28800 0x0 0x400>;
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart2>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart2_pins_a>;
+			pinctrl-1 = <&uart2_pins_b>;
+			uart2_port = <2>;
+			uart2_type = <4>;
+			status = "disabled";
+		};
+
+		uart3: uart@01c28c00 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart3";
+			reg = <0x0 0x01c28c00 0x0 0x400>;
+			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart3>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart3_pins_a>;
+			pinctrl-1 = <&uart3_pins_b>;
+			uart3_port = <3>;
+			uart3_type = <4>;
+			status = "disabled";
+		};
+
+		uart4: uart@01c29000 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart4";
+			reg = <0x0 0x01c29000 0x0 0x400>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_uart4>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart4_pins_a>;
+			pinctrl-1 = <&uart4_pins_b>;
+			uart4_port = <4>;
+			uart4_type = <4>;
+			status = "disabled";
+		};
+
+		twi0: twi@0x01c2ac00{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "twi0";
+			reg = <0x0 0x01c2ac00 0x0 0x400>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi0>;
+			clock-frequency = <400000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi0_pins_a>;
+			pinctrl-1 = <&twi0_pins_b>;
+			status = "disabled";
+		};
+
+		twi1: twi@0x01c2b000{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "twi1";
+			reg = <0x0 0x01c2b000 0x0 0x400>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi1>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi1_pins_a>;
+			pinctrl-1 = <&twi1_pins_b>;
+			status = "disabled";
+		};
+
+		twi2: twi@0x01c2b400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "twi2";
+			reg = <0x0 0x01c2b400 0x0 0x400>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi2>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi2_pins_a>;
+			pinctrl-1 = <&twi2_pins_b>;
+			status = "disabled";
+		};
+
+		usbc0:usbc0@0 {
+			device_type         = "usbc0";
+			compatible          = "allwinner,sunxi-otg-manager";
+			usb_port_type       = <2>;
+			usb_detect_type     = <1>;
+			usb_detect_mode     = <0>;
+			usb_id_gpio;
+			usb_det_vbus_gpio;
+			usb_drv_vbus_gpio;
+			usb_host_init_state = <0>;
+			usb_regulator_io    = "nocare";
+			usb_wakeup_suspend  = <0>;
+			usb_luns            = <3>;
+			usb_serial_unique   = <0>;
+			usb_serial_number   = "20080411";
+			rndis_wceis         = <1>;
+			status              = "okay";
+		};
+
+		udc:udc-controller@0x01c19000 {
+			compatible = "allwinner,sunxi-udc";
+			reg = <0x0 0x01c19000 0x0 0x1000>, /*udc base*/
+			      <0x0 0x01c00000 0x0 0x100>; /*sram base*/
+			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+			clocks     = <&clk_usbphy0>, <&clk_usbotg>;
+			status     = "okay";
+		};
+
+		ehci0:ehci0-controller@0x01c1a000 {
+			compatible = "allwinner,sunxi-ehci0";
+			reg = <0x0 0x01c1a000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x01c00000 0x0 0x100>, /*sram base*/
+			      <0x0 0x01c19000 0x0 0x1000>; /*otg base*/
+			interrupts  = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+			clocks      = <&clk_usbphy0>, <&clk_usbehci0>;
+			hci_ctrl_no = <0>;
+			status      = "okay";
+		};
+
+		ohci0:ohci0-controller@0x01c1a400 {
+			compatible = "allwinner,sunxi-ohci0";
+			reg = <0x0 0x01c1a000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x01c00000 0x0 0x100>, /*sram base*/
+			      <0x0 0x01c19000 0x0 0x1000>; /*otg base*/
+			interrupts  = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+			clocks      = <&clk_usbphy0>, <&clk_usbohci0>, <&clk_usbohci012m>, <&clk_hoscx2>, <&clk_hosc>, <&clk_losc>;
+			hci_ctrl_no = <0>;
+			status      = "okay";
+		};
+
+		usbc1:usbc1@0 {
+			device_type         = "usbc1";
+			usb_drv_vbus_gpio;
+			usb_host_init_state = <1>;
+			usb_regulator_io    = "nocare";
+			usb_wakeup_suspend  = <0>;
+			/* HISC device */
+			usb_hsic_used = <0>;
+			usb_hsic_regulator_io = "vcc-hsic-12";
+			/*Marvell 4G HSIC */
+			usb_hsic_ctrl = <0>;
+			usb_hsic_rdy_gpio;
+			/* SMSC usb3503 HSIC HUB */
+			usb_hsic_usb3503_flag = <0>;
+			usb_hsic_hub_connect_gpio;
+			usb_hsic_int_n_gpio;
+			usb_hsic_reset_n_gpio;
+			status              = "okay";
+		};
+
+		ehci1:ehci1-controller@0x01c1b000 {
+			compatible = "allwinner,sunxi-ehci1";
+			reg = <0x0 0x01c1b000 0x0 0xFFF>,/*hci1 base*/
+			      <0x0 0x01c00000 0x0 0x100>, /*sram base*/
+			      <0x0 0x01c19000 0x0 0x1000>; /*otg base*/
+			interrupts  = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
+			clocks      = <&clk_usbphy1>, <&clk_usbehci1>, <&clk_usbhsic>, <&clk_usbhsic12m>, <&clk_pll_hsic>;
+			hci_ctrl_no = <1>;
+			status      = "okay";
+		};
+
+		ohci1:ohci1-controller@0x01c1b400 {
+			compatible = "allwinner,sunxi-ohci1";
+			reg = <0x0 0x01c1b000 0x0 0xFFF>, /*hci1 base*/
+			      <0x0 0x01c00000 0x0 0x100>, /*sram base*/
+			      <0x0 0x01c19000 0x0 0x1000>; /*otg base*/
+			interrupts  = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
+			clocks      = <&clk_usbphy1>, <&clk_usbohci1>, <&clk_usbohci112m>, <&clk_hoscx2>, <&clk_hosc>, <&clk_losc>;
+			hci_ctrl_no = <1>;
+			status      = "okay";
+		};
+		codec:codec@0x01c22c00 {
+			compatible = "allwinner,sunxi-internal-codec";
+			reg = <0x0 0x01c22c00 0x0 0x478>,/*digital baseadress*/
+			      <0x0 0x01f015c0 0x0 0x4>;/*analog baseadress*/
+			clocks = <&clk_pll_audio>,<&clk_adda>,<&clk_adda_com>;
+
+			pinctrl-names = "aif2-default","aif3-default","aif2-sleep","aif3-sleep";
+			pinctrl-0 = <&aif2_pins_a>;
+			pinctrl-1 = <&aif3_pins_a>;
+			pinctrl-2 = <&aif2_pins_b>;
+			pinctrl-3 = <&aif3_pins_b>;
+
+			/*gpio-spk=<&pio 6 7 0>;*/
+			gpio-spk = <&pio PH 7 1 1 1 1>;
+
+			headphonevol =  <0x3b>;
+			spkervol =  <0x1b>;
+			earpiecevol =  <0x1e>;
+			maingain =  <0x4>;
+			headsetmicgain =  <0x4>;
+			adcagc_cfg =  <0x0>;
+			adcdrc_cfg =  <0x0>;
+			adchpf_cfg =  <0x0>;
+			dacdrc_cfg =  <0x0>;
+			dachpf_cfg =  <0x0>;
+			aif1_lrlk_div = <0x40>;
+			aif2_lrlk_div = <0x40>;
+			aif2config = <0x0>;
+			aif3config = <0x0>;
+			pa_sleep_time = <0x15e>;
+			dac_digital_vol = <0xa0a0>;
+			status = "okay";
+		};
+
+		i2s:i2s0-controller@0x01c22c00 {
+			compatible = "allwinner,sunxi-internal-i2s";
+			reg = <0x0 0x01c22c00 0x0 0x478>;/*digital baseadress*/
+			clocks = <&clk_pll_audio>,<&clk_adda>;
+			status = "okay";
+		};
+
+		daudio0:daudio@0x01c22000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x01c22000 0x0 0x58>;
+			clocks = <&clk_pll_audio>,<&clk_i2s0>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&daudio0_pins_a>;
+			pinctrl-1 = <&daudio0_pins_b>;
+			pcm_lrck_period =  <0x20>;
+			pcm_lrckr_period =  <0x01>;
+			slot_width_select =  <0x20>;
+			pcm_lsb_first =  <0x0>;
+			tx_data_mode =  <0x0>;
+			rx_data_mode =  <0x0>;
+			daudio_master =  <0x04>;
+			audio_format =  <0x01>;
+			signal_inversion =  <0x01>;
+			frametype =  <0x0>;
+			tdm_config =  <0x01>;
+			mclk_div = <0x0>;
+			tdm_num = <0x0>;
+			status = "okay";
+		};
+		daudio1:daudio@0x01c22400 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x01c22400 0x0 0x58>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&daudio1_pins_a>;
+			pinctrl-1 = <&daudio1_pins_b>;
+			clocks = <&clk_pll_audio>,<&clk_i2s1>;
+			pcm_lrck_period =  <0x20>;
+			pcm_lrckr_period =  <0x01>;
+			slot_width_select =  <0x20>;
+			pcm_lsb_first =  <0x0>;
+			tx_data_mode =  <0x0>;
+			rx_data_mode =  <0x0>;
+			daudio_master =  <0x04>;
+			audio_format =  <0x01>;
+			signal_inversion =  <0x01>;
+			frametype =  <0x0>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x1>;
+			mclk_div = <0x0>;
+			status = "okay";
+		};
+		daudio2:daudio@0x01c22800{
+			compatible = "allwinner,sunxi-tdmhdmi";
+			reg = <0x0 0x01c22800 0x0 0x58>;
+			clocks = <&clk_pll_audio>,<&clk_i2s2>;
+			status = "okay";
+		};
+		spdif:spdif-controller@0x01c21000{
+			compatible = "allwinner,sunxi-spdif";
+			reg = <0x0 0x01c21000 0x0 0x38>;
+			clocks = <&clk_pll_audio>,<&clk_spdif>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&spdif_pins_a>;
+			pinctrl-1 = <&spdif_pins_b>;
+			status = "okay";
+		};
+		sndcodec:sound@0 {
+			compatible = "allwinner,sunxi-codec-machine";
+			interrupts = <GIC_SPI 28 4>;
+			sunxi,i2s-controller = <&i2s>;
+			sunxi,audio-codec = <&codec>;
+			aif2fmt = <3>;
+			aif3fmt = <3>;
+			aif2master = <1>;
+			hp_detect_case = <0x00>;
+			status = "okay";
+		};
+
+		snddaudio0:sound@1{
+			compatible = "allwinner,sunxi-daudio0-machine";
+			sunxi,daudio0-controller = <&daudio0>;
+			status = "okay";
+		};
+		snddaudio1:sound@2{
+			compatible = "allwinner,sunxi-daudio1-machine";
+			sunxi,daudio1-controller = <&daudio1>;
+			status = "okay";
+		};
+		sndhdmi:sound@3{
+			compatible = "allwinner,sunxi-hdmi-machine";
+			sunxi,hdmi-controller = <&daudio2>;
+			status = "okay";
+		};
+
+		sndspdif:sound@4{
+			compatible = "allwinner,sunxi-spdif-machine";
+			sunxi,spdif-controller = <&spdif>;
+			status = "okay";
+		};
+
+		spi0: spi@01c68000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi0";
+			reg = <0x0 0x01c68000 0x0 0x1000>;
+			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi0>;
+			clock-frequency = <100000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
+			pinctrl-1 = <&spi0_pins_c>;
+			spi0_cs_number = <1>;
+			spi0_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		spi1: spi@01c69000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi1";
+			reg = <0x0 0x01c69000 0x0 0x1000>;
+			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi1>;
+			clock-frequency = <100000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi1_pins_a &spi1_pins_b>;
+			pinctrl-1 = <&spi1_pins_c>;
+			spi1_cs_number = <1>;
+			spi1_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		sdc2: sdmmc@01C11000 {
+			compatible = "allwinner,sun50i-sdmmc2";
+			device_type = "sdc2";
+			reg = <0x0 0x01C11000 0x0 0x1000>;
+			interrupts = <GIC_SPI 62 0x0104>;  /*  */
+			clocks = <&clk_hosc>,<&clk_pll_periph1x2>,<&clk_sdmmc2_mod>,<&clk_sdmmc2_bus>,<&clk_sdmmc2_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc2_pins_a>;
+			pinctrl-1 = <&sdc2_pins_b>;
+			bus-width = <8>;
+			cap-mmc-highspeed;
+			mmc-ddr-1_8v;
+			/*mmc-hs200-1_8v;*/
+			/*mmc-hs400-1_8v;*/
+			non-removable;
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+			cap-erase;
+			mmc-high-capacity-erase-size;
+			no-sdio;
+			no-sd;
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+			/*status = "disabled";*/
+			status = "okay";
+
+      };
+
+		sdc0: sdmmc@01c0f000 {
+			compatible = "allwinner,sun50i-sdmmc0";
+			device_type = "sdc0";
+			reg = <0x0 0x01c0f000 0x0 0x1000>; /* only sdmmc0 */
+			interrupts = <GIC_SPI 60 0x0104>;  /*  */
+			clocks = <&clk_hosc>,<&clk_pll_periph1x2>,<&clk_sdmmc0_mod>,<&clk_sdmmc0_bus>,<&clk_sdmmc0_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc0_pins_a>;
+			pinctrl-1 = <&sdc0_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			cd-gpios = <&pio PF 6 0 1 2 0>;
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-wait-while-busy;
+			no-sdio;
+			no-mmc;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
+			/*sunxi-dly-104M  = <1 0 0 0>;*/
+			/*sunxi-dly-208M  = <1 0 0 0>;*/
+			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
+
+			status = "okay";
+			/*status = "disabled";*/
+		};
+
+
+		sdc1: sdmmc@1C10000 {
+			compatible = "allwinner,sun50i-sdmmc1";
+			device_type = "sdc1";
+			reg = <0x0 0x1C10000 0x0 0x1000>;
+			interrupts = <GIC_SPI 61 0x0104>;  /*  */
+			clocks = <&clk_hosc>,<&clk_pll_periph1x2>,<&clk_sdmmc1_mod>,<&clk_sdmmc1_bus>,<&clk_sdmmc1_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc1_pins_a>;
+			pinctrl-1 = <&sdc1_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			no-mmc;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*sd-uhs-sdr104;*/
+			/*cap-sdio-irq;*/
+			keep-power-in-suspend;
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0 0>;*/
+			sunxi-dly-52M-ddr4  = <1 0 0 0 2>;
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0 0>;*/
+			sunxi-dly-104M  = <1 0 0 0 1>;
+			/*sunxi-dly-208M  = <1 1 0 0 0>;*/
+			sunxi-dly-208M  = <1 0 0 0 1>;
+			/*sunxi-dly-104M-ddr  = <1 0 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0 0>;*/
+
+			status = "okay";
+			/*status = "disabled";*/
+		};
+
+
+		disp: disp@01000000 {
+			compatible = "allwinner,sun50i-disp";
+			reg = <0x0 0x01000000 0x0 0x00300000>,/*de*/
+				<0x0 0x01c0c000 0x0 0x07fc>,/*tcon0*/
+				<0x0 0x01c0d000 0x0 0x07fc>,/*tcon1*/
+				<0x0 0x01ca0000 0x0 0x10fc>;/*dsi*/
+			interrupts = <GIC_SPI 86 0x0104>, <GIC_SPI 87 0x0104>,
+				<GIC_SPI 89 0x0104>;/* for dsi */
+			clocks = <&clk_de>,<&clk_tcon0>,<&clk_tcon1>,
+				<&clk_lvds>,<&clk_mipidsi>;
+			boot_disp = <0>;
+			fb_base = <0>;
+			dma-coherent;
+			status = "okay";
+		};
+
+		lcd0: lcd0@01c0c000 {
+			compatible = "allwinner,sunxi-lcd0";
+			pinctrl-names = "active","sleep";
+
+			status = "okay";
+		};
+
+		hdmi: hdmi@01ee0000 {
+			compatible = "allwinner,sunxi-hdmi";
+			reg = <0x0 0x01ee0000 0x0 0x20000>;
+			clocks = <&clk_hdmi>,<&clk_hdmi_slow>;
+		};
+
+		soc_tr: tr@01000000 {
+			compatible = "allwinner,sun50i-tr";
+			reg = <0x0 0x01000000 0x0 0x000200bc>;
+			interrupts = <GIC_SPI 96 0x0104>;
+			clocks = <&clk_de>;
+			dma-coherent;
+			status = "okay";
+		};
+
+		pwm: pwm@01c21400 {
+			compatible = "allwinner,sunxi-pwm";
+			reg = <0x0 0x01c21400 0x0 0x3c>;
+			pwm-number = <1>;
+			pwm-base = <0x0>;
+			pwms = <&pwm0>;
+		};
+
+		pwm0: pwm0@01c21400 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x01c21400>;
+			reg_busy_offset = <0x00>;
+			reg_busy_shift = <28>;
+			reg_enable_offset = <0x00>;
+			reg_enable_shift = <4>;
+			reg_clk_gating_offset = <0x00>;
+			reg_clk_gating_shift = <6>;
+			reg_bypass_offset = <0x00>;
+			reg_bypass_shift = <9>;
+			reg_pulse_start_offset = <0x00>;
+			reg_pulse_start_shift = <8>;
+			reg_mode_offset = <0x00>;
+			reg_mode_shift = <7>;
+			reg_polarity_offset = <0x00>;
+			reg_polarity_shift = <5>;
+			reg_period_offset = <0x04>;
+			reg_period_shift = <16>;
+			reg_period_width = <16>;
+			reg_active_offset = <0x04>;
+			reg_active_shift = <0>;
+			reg_active_width = <16>;
+			reg_prescal_offset = <0x00>;
+			reg_prescal_shift = <0>;
+			reg_prescal_width = <4>;
+		};
+
+		s_pwm: s_pwm@1f03800 {
+			compatible = "allwinner,sunxi-s_pwm";
+			reg = <0x0 0x01f03800 0x0 0x3c>;
+			pwm-number = <1>;
+			pwm-base = <0x10>;
+			pwms = <&spwm0>;
+		};
+
+		spwm0: spwm0@0x01f03800 {
+			compatible = "allwinner,sunxi-pwm16";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x01f03800>;
+			reg_busy_offset = <0x00>;
+			reg_busy_shift = <28>;
+			reg_enable_offset = <0x00>;
+			reg_enable_shift = <4>;
+			reg_clk_gating_offset = <0x00>;
+			reg_clk_gating_shift = <6>;
+			reg_bypass_offset = <0x00>;
+			reg_bypass_shift = <9>;
+			reg_pulse_start_offset = <0x00>;
+			reg_pulse_start_shift = <8>;
+			reg_mode_offset = <0x00>;
+			reg_mode_shift = <7>;
+			reg_polarity_offset = <0x00>;
+			reg_polarity_shift = <5>;
+			reg_period_offset = <0x04>;
+			reg_period_shift = <16>;
+			reg_period_width = <16>;
+			reg_active_offset = <0x04>;
+			reg_active_shift = <0>;
+			reg_active_width = <16>;
+			reg_prescal_offset = <0x00>;
+			reg_prescal_shift = <0>;
+			reg_prescal_width = <4>;
+		};
+
+		boot_disp: boot_disp {
+			compatible = "allwinner,boot_disp";
+		};
+		ac200: ac200 {
+			compatible = "allwinner,sunxi-ac200";
+			clocks = <&clk_tcon0>;
+			pinctrl-names = "active","sleep";
+			status = "okay";
+		};
+		csi_cci0:cci@0x01cb3000 {
+			compatible = "allwinner,sunxi-csi_cci";
+			reg = <0x0 0x01cb3000 0x0 0x1000>;
+			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
+			status = "okay";
+		};
+		csi_res0:csi_res@0x01cb0000 {
+			compatible = "allwinner,sunxi-csi";
+			reg = <0x0 0x01cb0000 0x0 0x1000>;
+			clocks = <&clk_csi_s>, <&clk_csi_m>, <&clk_csi_misc>,
+				 <&clk_pll_periph0>, <&clk_hosc>, <&clk_pll_periph1>;
+			clocks-index = <0 1 2 3 4 5>;
+			status = "okay";
+		};
+		mipi0:mipi@0x01cb1000 {
+			compatible = "allwinner,sunxi-mipi";
+			reg = <0x0 0x01cb1000 0x0 0x1000>;/*0x01cb1000--0x01cb2000*/
+			clocks-index		= <0xff 0xff 0xff 0xff>;/*0xff represent noclk*/
+			status = "disabled";
+		};
+		isp0:isp@0x01cb8000 {
+			compatible = "allwinner,sunxi-isp";
+			reg = <0x0 0x01cb8000 0x0 0x1000>;/*0x01cb8000--0x01cb9000*/
+			status = "okay";
+		};
+		csi0:vfe@0 {
+			device_type= "csi0";
+			compatible = "allwinner,sunxi-vfe";
+			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&csi0_pins_a>;
+			pinctrl-1 = <&csi0_pins_b>;
+			cci_sel			= <0>;
+			csi_sel			= <0>;
+			mipi_sel		= <0>;
+			isp_sel			= <0>;
+			csi0_sensor_list	= <0>;
+			csi0_mck = <&pio PE 1 2 0 1 0>; /*PE1 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
+			status = "okay";
+			csi0_dev0:dev@0{
+				csi0_dev0_mname         = "ov5640";
+				csi0_dev0_twi_addr      = <0x78>;
+				csi0_dev0_pos		= "rear";
+				csi0_dev0_isp_used      = <0>;
+				csi0_dev0_fmt           = <0>;
+				csi0_dev0_stby_mode     = <0>;
+				csi0_dev0_vflip         = <0>;
+				csi0_dev0_hflip         = <0>;
+				csi0_dev0_iovdd         = "iovdd-csi";
+				csi0_dev0_iovdd_vol     = <2800000>;
+				csi0_dev0_avdd          = "avdd-csi";
+				csi0_dev0_avdd_vol      = <2800000>;
+				csi0_dev0_dvdd          = "dvdd-csi-18";
+				csi0_dev0_dvdd_vol      = <1500000>;
+				csi0_dev0_afvdd         = "";
+				csi0_dev0_afvdd_vol     = <>;
+				csi0_dev0_power_en	= <>;
+				csi0_dev0_reset		= <&pio PE 14 1 0 1 0>; /*PE14 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
+				csi0_dev0_pwdn		= <&pio PE 15 1 0 1 0>; /*PE15 .mul_sel = 1, .pull = 0, .drv_level = 1, .data = 0*/
+				csi0_dev0_flash_used	= <1>;
+				csi0_dev0_flash_type	= <2>;
+				csi0_dev0_flash_en	= <>;
+				csi0_dev0_flash_mode	= <>;
+				csi0_dev0_flvdd         = "vdd-csi-led";
+				csi0_dev0_flvdd_vol     = <3300000>;
+				csi0_dev0_af_pwdn	= <>;
+				csi0_dev0_act_used      = <0>;
+				csi0_dev0_act_name      = "ad5820_act";
+				csi0_dev0_act_slave	= <0x18>;
+				status	= "okay";
+			};
+			csi0_dev1:dev@1{
+				csi0_dev1_mname         = "";
+				csi0_dev1_twi_addr      = <0x78>;
+				csi0_dev1_pos		= "rear";
+				csi0_dev1_isp_used      = <0>;
+				csi0_dev1_fmt           = <0>;
+				csi0_dev1_stby_mode     = <0>;
+				csi0_dev1_vflip         = <0>;
+				csi0_dev1_hflip         = <0>;
+				csi0_dev1_iovdd         = "iovdd-csi";
+				csi0_dev1_iovdd_vol     = <2800000>;
+				csi0_dev1_avdd          = "avdd-csi";
+				csi0_dev1_avdd_vol      = <2800000>;
+				csi0_dev1_dvdd          = "dvdd-csi-18";
+				csi0_dev1_dvdd_vol      = <1500000>;
+				csi0_dev1_afvdd         = "";
+				csi0_dev1_afvdd_vol     = <>;
+				csi0_dev1_power_en	= <>;
+				csi0_dev1_reset		= <>;
+				csi0_dev1_pwdn		= <>;
+				csi0_dev1_flash_used	= <1>;
+				csi0_dev1_flash_type	= <2>;
+				csi0_dev1_flash_en	= <>;
+				csi0_dev1_flash_mode	= <>;
+				csi0_dev1_flvdd         = "vdd-csi-led";
+				csi0_dev1_flvdd_vol     = <3300000>;
+				csi0_dev1_af_pwdn	= <>;
+				csi0_dev1_act_used      = <0>;
+				csi0_dev1_act_name      = "ad5820_act";
+				csi0_dev1_act_slave	= <0x18>;
+				status	= "disabled";
+			};
+		};
+
+		Vdevice: vdevice@0{
+			compatible = "allwinner,sun50i-vdevice";
+			device_type = "Vdevice";
+			pinctrl-names = "default";
+			pinctrl-0 = <&vdevice_pins_a>;
+			test-gpios = <&pio PG 13 1 2 2 1>;
+			status = "okay";
+		};
+
+		cryptoengine: ce@1c15000 {
+			compatible = "allwinner,sunxi-ce";
+			device_name = "ce";
+			reg = <0x0 0x01c15000 0x0 0x80>, /* non-secure space */
+				  <0x0 0x01c15800 0x0 0x80>; /* secure space */
+			interrupts = <GIC_SPI 94 0xff01>, /* non-secure space */
+						 <GIC_SPI 80 0xff01>; /* secure space */
+			clock-frequency = <300000000>; /* 300MHz */
+			clocks = <&clk_ce>, <&clk_pll_periph0x2>;
+		};
+		di:deinterlace@0x01e00000{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-deinterlace";
+			reg = <0x0 0x01e00000 0x0 0x77c>;
+			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_deinterlace> ,<&clk_pll_periph0>;
+			status = "okay";
+		};
+		smc:smartcard@0x01c2c400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-scr";
+			reg = <0x0 0x01c2c400 0x0 0x100>;
+			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_scr>, <&clk_apb2>;
+			clock-frequency = <24000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&scr_pins_a>;
+			pinctrl-1 = <&scr_pins_b>;
+			status = "okay";
+		};
+		nmi:nmi@0x01f00c00{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-nmi";
+			reg = <0x0 0x01f00c00 0x0 0x50>;
+			nmi_irq_ctrl = <0x0c>;
+			nmi_irq_en = <0x40>;
+			nmi_irq_status = <0x10>;
+			nmi_irq_mask = <0x50>;
+			status = "okay";
+		};
+		pmu0: pmu@0{
+			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			status = "okay";
+
+			powerkey0: powerkey@0{
+				status = "okay";
+			};
+
+			regulator0: regulator@0{
+				status = "okay";
+			};
+
+			axp_gpio0: axp_gpio@0{
+				gpio-controller;
+				#size-cells = <0>;
+				#gpio-cells = <6>;
+				status = "okay";
+			};
+
+			charger0: charger@0{
+				status = "okay";
+			};
+		};
+
+		nand0:nand0@01c03000 {
+			compatible = "allwinner,sun50i-nand";
+			device_type = "nand0";
+			reg = <0x0 0x01c03000 0x0 0x1000>; /* nand0 */
+			interrupts = <GIC_SPI 70 0x04>;
+			clocks = <&clk_pll_periph0>,<&clk_nand>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
+			pinctrl-1 = <&nand0_pins_c>;
+			nand0_regulator1 = "vcc-nand";
+			nand0_regulator2 = "none";
+			nand0_cache_level = <0x55aaaa55>;
+			nand0_flush_cache_num = <0x55aaaa55>;
+			nand0_capacity_level = <0x55aaaa55>;
+			nand0_id_number_ctl = <0x55aaaa55>;
+			nand0_print_level = <0x55aaaa55>;
+			nand0_p0 = <0x55aaaa55>;
+			nand0_p1 = <0x55aaaa55>;
+			nand0_p2 = <0x55aaaa55>;
+			nand0_p3 = <0x55aaaa55>;
+			status = "okay";
+		};
+
+		sunxi_thermal_sensor:thermal_sensor{
+			compatible = "allwinner,thermal_sensor";
+			reg = <0x0 0x01c25000 0x0 0x400>;
+			interrupts = <GIC_SPI 31 IRQ_TYPE_NONE>;
+			clocks = <&clk_hosc>,<&clk_ths>;
+			sensor_num = <3>;
+			combine_num = <2>;
+			shut_temp= <120000>;
+			status = "okay";
+
+			ths_combine0:ths_combine0{
+				compatible = "allwinner,ths_combine0";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "cpu";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <0>;
+			};
+			ths_combine1:ths_combine1{
+				compatible = "allwinner,ths_combine1";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <2>;
+				combine_sensor_type = "gpu";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <1 2>;
+			};
+
+		};
+
+		cpu_budget_cooling:cpu_budget_cool{
+			compatible = "allwinner,budget_cooling";
+			device_type = "cpu_budget_cooling";
+			#cooling-cells = <2>;
+			status = "okay";
+			state_cnt = <7>;
+			cluster_num = <1>;
+			state0 = <1152000 4>;
+			state1 = <1104000 4>;
+			state2 = <1008000 4>;
+			state3 = <816000 4>;
+			state4 = <648000 4>;
+			state5 = <648000 2>;
+			state6 = <648000 1>;
+		};
+
+		gpu_cooling:gpu_cooling{
+			compatible = "allwinner,gpu_cooling";
+			device_type = "gpu_cooling";
+			reg = <0x0 0x0 0x0 0x0>;
+			#cooling-cells = <2>;
+			status = "okay";
+			state_cnt = <3>;
+			state0 = <0>;
+			state1 = <360>;
+			state2 = <144>;
+		};
+
+		thermal-zones{
+			cpu_thermal_zone{
+
+				polling-delay-passive = <500>;
+				polling-delay = <2000>;
+				thermal-sensors = <&ths_combine0 0>;
+
+				trips{
+					cpu_trip0:t0{
+						temperature = <65000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip1:t1{
+						temperature = <80000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip2:t2{
+						temperature = <90000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip3:t3{
+						temperature = <100000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					crt_trip0:t4{
+						temperature = <110000>;
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+
+				cooling-maps{
+					bind0{
+						contribution = <0>;
+						trip = <&cpu_trip0>;
+						cooling-device = <&cpu_budget_cooling 1 1>;
+					};
+					bind1{
+						contribution = <0>;
+						trip = <&cpu_trip1>;
+						cooling-device = <&cpu_budget_cooling 2 2>;
+					};
+					bind2{
+						contribution = <0>;
+						trip = <&cpu_trip2>;
+						cooling-device = <&cpu_budget_cooling 3 4>;
+					};
+					bind3{
+						contribution = <0>;
+						trip = <&cpu_trip3>;
+						cooling-device = <&cpu_budget_cooling 5 6>;
+					};
+				};
+			};
+			gpu_thermal_zone{
+
+				polling-delay-passive = <500>;
+				polling-delay = <2000>;
+				thermal-sensors = <&ths_combine1 1>;
+
+				trips{
+					gpu_trip0:t0{
+						temperature = <85000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					gpu_trip1:t1{
+						temperature = <95000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					crt_trip1:t2{
+						temperature = <110000>;
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+
+				cooling-maps{
+					bind4{
+						contribution = <0>;
+						trip = <&gpu_trip0>;
+						cooling-device = <&gpu_cooling 1 1>;
+					};
+					bind5{
+						contribution = <0>;
+						trip = <&gpu_trip1>;
+						cooling-device = <&gpu_cooling 2 2>;
+					};
+				};
+			};
+		};
+
+		keyboard0:keyboard{
+			compatible = "allwinner,keyboard_2000mv";
+			reg = <0x0 0x01c21800 0x0 0x400>;
+			interrupts = <GIC_SPI 30 IRQ_TYPE_NONE>;
+			status = "okay";
+			key_cnt = <5>;
+			key0 = <190 115>;
+			key1 = <390 114>;
+			key2 = <600 139>;
+			key3 = <800 28>;
+			key4 = <980 102>;
+		};
+
+		ramoops@0x48106000 {
+			compatible = "ramoops";
+			reg = <0x0 0x48106000 0x0 0x60000>;
+			record-size	 = <0x00020000>;
+			console-size = <0x00020000>;
+			pmsg-size    = <0x00020000>;
+		};
+
+		gmac0: eth@01c30000 {
+			compatible = "allwinner,sunxi-gmac";
+			reg = <0x0 0x01c30000 0x0 0x40000>,
+			      <0x0 0x01c00030 0x0 0x4>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0     = <&gmac_pins_a>;
+			pinctrl-1     = <&gmac_pins_b>;
+			interrupts      = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gmacirq";
+			clocks   = <&clk_gmac>;
+			clock-names = "gmac";
+			phy-mode = "rgmii";
+			tx-delay = <7>;
+			rx-delay = <31>;
+			phy-rst;
+			gmac-power0;
+			gmac-power1;
+			gmac-power2;
+			status = "disable";
+		};
+	};
+};
