--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0: [ADDI	R3, R3, #4]
	Entry 1: [ADDI	R4, R4, #5]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R3, R3, #4]
	Entry 1: [ADDI	R4, R4, #5]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0: [ADDI	R6, R6, #6]
	Entry 1: [ADDI	R7, R7, #7]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R4, R4, #5]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADDI	R3, R3, #4]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R6, R6, #6]
	Entry 1: [ADDI	R7, R7, #7]
Post_ALU Queue:
	Entry 0: [ADDI	R4, R4, #5]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0: [ADDI	R8, R8, #8]
	Entry 1: [ADDI	R9, R9, #9]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R7, R7, #7]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADDI	R6, R6, #6]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	5	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R8, R8, #8]
	Entry 1: [ADDI	R9, R9, #9]
Post_ALU Queue:
	Entry 0: [ADDI	R7, R7, #7]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	5	0	6	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=0
	Entry 0: [(0,0,0)<0,0>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0: [ADDI	R2, R2, #244]
	Entry 1: [STUR	R3, [R2, #0]]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R9, R9, #9]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADDI	R8, R8, #8]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	5	0	6	7
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0: [STUR	R3, [R2, #0]]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADDI	R2, R2, #244]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADDI	R9, R9, #9]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	5	0	6	7
r08:	8	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(0,0,0)<0,0>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0: [STUR	R3, [R2, #0]]
	Entry 1: [STUR	R3, [R2, #4]]
	Entry 2: [STUR	R4, [R2, #4]]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADDI	R2, R2, #244]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	0	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0: [STUR	R3, [R2, #4]]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R3, [R2, #0]]
	Entry1: [STUR	R4, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=1
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(0,0,0)<0,0>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0: [STUR	R3, [R2, #4]]
	Entry 1: [STUR	R6, [R2, #4]]
	Entry 2: [STUR	R7, [R2, #4]]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R3, [R2, #0]]
	Entry1: [STUR	R4, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(0,0,0)<0,0>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0: [STUR	R6, [R2, #4]]
	Entry 1: [STUR	R7, [R2, #4]]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R4, [R2, #4]]
	Entry1: [STUR	R3, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0: [STUR	R6, [R2, #4]]
	Entry 1: [STUR	R7, [R2, #4]]
	Entry 2: [STUR	R8, [R2, #4]]
	Entry 3: [ADD	R3, R1, R2]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R4, [R2, #4]]
	Entry1: [STUR	R3, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0: [STUR	R7, [R2, #4]]
	Entry 1: [STUR	R8, [R2, #4]]
	Entry 2: [ADD	R3, R1, R2]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R3, [R2, #4]]
	Entry1: [STUR	R6, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,5>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=1
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(0,0,0)<0,0>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:16

Pre-Issue Buffer:
	Entry 0: [STUR	R8, [R2, #4]]
	Entry 1: [ADD	R10, R1, R2]
	Entry 2: [ADD	R11, R1, R2]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [STUR	R6, [R2, #4]]
	Entry1: [STUR	R7, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,4>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:17

Pre-Issue Buffer:
	Entry 0: [ADD	R11, R1, R2]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
Pre_MEM Queue:
	Entry0: [STUR	R7, [R2, #4]]
	Entry1: [STUR	R8, [R2, #4]]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	4	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,6>]
	Entry 1: [(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:18

Pre-Issue Buffer:
	Entry 0: [ADD	R12, R1, R2]
	Entry 1: [ADD	R13, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R11, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
Pre_MEM Queue:
	Entry0: [STUR	R8, [R2, #4]]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,7>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:19

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R12, R1, R2]
	Entry 1: [ADD	R13, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R11, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=0
	Entry 0: [(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:20

Pre-Issue Buffer:
	Entry 0: [ADD	R14, R1, R2]
	Entry 1: [ADD	R15, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R13, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R12, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:21

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R14, R1, R2]
	Entry 1: [ADD	R15, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R13, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=1
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,1,7)<0,4>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:1	0	0	0	0	0	0	0	
--------------------
Cycle:22

Pre-Issue Buffer:
	Entry 0: [ADD	R16, R1, R2]
	Entry 1: [ADD	R17, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R15, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R14, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:23

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R16, R1, R2]
	Entry 1: [ADD	R17, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R15, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,3)<10010001000000111101000001000010,11111000000000000000000001000011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:24

Pre-Issue Buffer:
	Entry 0: [ADD	R18, R1, R2]
	Entry 1: [ADD	R3, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R17, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R16, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:25

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R18, R1, R2]
	Entry 1: [ADD	R3, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R17, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,5)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:26

Pre-Issue Buffer:
	Entry 0: [ADD	R10, R1, R2]
	Entry 1: [ADD	R11, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R18, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:27

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
	Entry 1: [ADD	R11, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:28

Pre-Issue Buffer:
	Entry 0: [ADD	R12, R1, R2]
	Entry 1: [ADD	R13, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R11, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:29

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R12, R1, R2]
	Entry 1: [ADD	R13, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R11, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=0
	Entry 0: [(1,0,4)<11111000000000000100000001001000,10001011000000100000000000100011>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:30

Pre-Issue Buffer:
	Entry 0: [ADD	R14, R1, R2]
	Entry 1: [ADD	R15, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R13, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R12, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:31

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R14, R1, R2]
	Entry 1: [ADD	R15, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R13, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=1
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,4)<10001011000000100000000000101010,10001011000000100000000000101011>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:32

Pre-Issue Buffer:
	Entry 0: [ADD	R16, R1, R2]
	Entry 1: [ADD	R17, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R15, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R14, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:33

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R16, R1, R2]
	Entry 1: [ADD	R17, R1, R2]
Post_ALU Queue:
	Entry 0: [ADD	R15, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,1,8)<0,8>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	0	0	0	0	
--------------------
Cycle:34

Pre-Issue Buffer:
	Entry 0: [ADD	R18, R1, R2]
	Entry 1: [STUR	R10, [R2, #4]]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R17, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R16, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:35

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R18, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R17, R1, R2]
Pre_MEM Queue:
	Entry0: [STUR	R10, [R2, #4]]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:36

Pre-Issue Buffer:
	Entry 0: [ADD	R3, R1, R2]
	Entry 1: [ADD	R10, R1, R2]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R18, R1, R2]
Pre_MEM Queue:
	Entry0: [STUR	R10, [R2, #4]]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101010,10001011000000100000000000101011>]
sets 1: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000100011,10001011000000100000000000101010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:37

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
	Entry 1: [ADD	R10, R1, R2]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,1,8)<0,244>]
sets 1: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000100011,10001011000000100000000000101010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=1
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,5)<10001011000000100000000000110000,10001011000000100000000000110001>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:38

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R3, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,1,8)<0,244>]
sets 1: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000100011,10001011000000100000000000101010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=0
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,7)<11111110110111101111111111100111,4>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:39

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ADD	R10, R1, R2]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,1,8)<0,244>]
sets 1: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000100011,10001011000000100000000000101010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=0
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,7)<11111110110111101111111111100111,4>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	8	0	0	0	
--------------------
Cycle:40

Pre-Issue Buffer:
	Entry 0: [ ]
	Entry 1: [ ]
	Entry 2: [ ]
	Entry 3: [ ]
Pre_ALU Queue:
	Entry 0: [ ]
	Entry 1: [ ]
Post_ALU Queue:
	Entry 0: [ ]
Pre_MEM Queue:
	Entry0: [ ]
	Entry1: [ ]
Post_MEM Queue
	Entry 0: [ ]

Registers
r00:	0	0	244	244	5	0	6	7
r08:	8	9	244	244	244	244	244	244
r16:	244	244	244	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
sets 0: LRU=0
	Entry 0: [(1,0,7)<10001011000000100000000000110010,11111000000000000100000001001010>]
	Entry 1: [(1,0,8)<0,244>]
sets 1: LRU=1
	Entry 0: [(1,0,7)<10001011000000100000000000100011,10001011000000100000000000101010>]
	Entry 1: [(1,0,6)<10001011000000100000000000101100,10001011000000100000000000101101>]
sets 2: LRU=0
	Entry 0: [(1,0,6)<10001011000000100000000000101110,10001011000000100000000000101111>]
	Entry 1: [(1,0,7)<11111110110111101111111111100111,4>]
sets 3: LRU=0
	Entry 0: [(1,0,5)<10001011000000100000000000110010,10001011000000100000000000100011>]
	Entry 1: [(1,0,6)<10001011000000100000000000110000,10001011000000100000000000110001>]

Data:
244:4	0	0	0	244	0	0	0	
