/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [33:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [18:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_0z[4] : in_data[75]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[13] ? celloutsig_1_1z : in_data[176]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_0z[12] : celloutsig_1_2z);
  assign celloutsig_1_7z = !(celloutsig_1_1z ? in_data[155] : celloutsig_1_2z);
  assign celloutsig_0_11z = !(celloutsig_0_8z[0] ? in_data[64] : celloutsig_0_6z);
  assign celloutsig_0_18z = !(celloutsig_0_8z[1] ? celloutsig_0_11z : celloutsig_0_6z);
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[122:106] & in_data[154:138];
  assign celloutsig_1_18z = { celloutsig_1_5z[1:0], celloutsig_1_3z } & { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_0z[8:0], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_14z } & in_data[122:111];
  assign celloutsig_0_9z = { in_data[17:2], celloutsig_0_4z } & { in_data[61:50], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[70:38], celloutsig_0_7z } & { celloutsig_0_3z[13:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_17z = in_data[76:56] & in_data[95:75];
  assign celloutsig_1_6z = { celloutsig_1_5z[5:1], celloutsig_1_3z } == { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_23z = celloutsig_0_8z[4:1] == { celloutsig_0_17z[7:5], celloutsig_0_11z };
  assign celloutsig_0_27z = celloutsig_0_21z[5:0] == celloutsig_0_21z[6:1];
  assign celloutsig_0_10z = celloutsig_0_8z[5:1] === celloutsig_0_0z;
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z } >= in_data[93:87];
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] >= celloutsig_0_0z[3:0];
  assign celloutsig_0_13z = { celloutsig_0_12z[15:4], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } >= in_data[80:62];
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] <= celloutsig_1_0z[11:9];
  assign celloutsig_0_6z = { celloutsig_0_3z[4:2], celloutsig_0_0z } <= { in_data[54:48], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[61:57] * in_data[49:45];
  assign celloutsig_0_38z = { celloutsig_0_9z[10:8], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z } * { celloutsig_0_17z[12:9], celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_0_39z = celloutsig_0_3z[14:3] * celloutsig_0_3z[13:2];
  assign celloutsig_1_5z = in_data[140:135] * in_data[160:155];
  assign celloutsig_1_8z = { celloutsig_1_5z[5:3], celloutsig_1_6z } * celloutsig_1_5z[5:2];
  assign celloutsig_0_15z = { in_data[61:55], celloutsig_0_4z } * { celloutsig_0_8z[5:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_21z = { in_data[5:0], celloutsig_0_7z } * { celloutsig_0_8z[5:1], celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_3z[14:11], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z } * in_data[32:15];
  assign celloutsig_0_3z = { in_data[87:76], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[86:69], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_22z[14:11] * { celloutsig_0_9z[4:2], celloutsig_0_27z };
  assign celloutsig_1_11z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_14z = celloutsig_1_4z & celloutsig_1_8z[1];
  assign celloutsig_0_16z = celloutsig_0_8z[0] & celloutsig_0_5z[3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_0z;
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_3z[8:4], celloutsig_0_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[137]) | (celloutsig_1_2z & celloutsig_1_1z));
  assign { out_data[130:128], out_data[107:96], out_data[50:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
