# Divisiblity Test
 Data is input sequencially at active edge of clock, Input Data is continuously checked for divisibility.
