// Seed: 1717656763
module module_0;
  assign module_1.type_8 = 0;
  wand id_2 = id_1 == id_2;
  tri0 id_3;
  wire id_4;
  assign id_1 = id_3 == 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    input uwire id_7,
    output supply0 id_8,
    input wire id_9,
    input tri0 id_10,
    output tri id_11,
    input wand id_12,
    input tri0 id_13,
    output uwire id_14
);
  tri1 id_16;
  assign id_11 = 1'd0 - 1;
  module_0 modCall_1 ();
  id_17(
      .id_0(id_9),
      .id_1(1),
      .id_2(1'd0),
      .id_3(1'b0 == id_13),
      .id_4(id_4 - id_11),
      .id_5(id_13 == id_16 < id_2)
  );
  assign id_11 = 1'b0;
endmodule
