-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of pads_eastsouth
--
-- Generated
--  by:  wig
--  on:  Wed Jul  5 17:16:56 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../padio2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: pads_eastsouth-struct-a.vhd,v 1.5 2006/07/10 07:30:09 wig Exp $
-- $Date: 2006/07/10 07:30:09 $
-- $Log: pads_eastsouth-struct-a.vhd,v $
-- Revision 1.5  2006/07/10 07:30:09  wig
-- Updated more testcasess.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of pads_eastsouth
--
architecture struct of pads_eastsouth is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component iom_sstl
		-- No Generated Generics
		port (
		-- Generated Port for Entity iom_sstl
			bypass	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			clk	: in	std_ulogic_vector(1 downto 0);
			clockdr_i	: in	std_ulogic;
			di	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			do	: in	std_ulogic_vector(1 downto 0);
			enq	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			mode_1_i	: in	std_ulogic;
			mode_2_i	: in	std_ulogic;
			mode_3_i	: in	std_ulogic;
			mux_sel_p	: in	std_ulogic_vector(1 downto 0);
			oe	: in	std_ulogic_vector(1 downto 0);
			pad	: in	std_ulogic;
			pd	: in	std_ulogic_vector(1 downto 0);
			res_n	: in	std_ulogic;
			scan_en_i	: in	std_ulogic;
			scan_i	: in	std_ulogic;
			scan_o	: out	std_ulogic;
			serial_input_i	: in	std_ulogic;
			serial_output_o	: out	std_ulogic;
			shiftdr_i	: in	std_ulogic;
			tck_i	: in	std_ulogic;
			tenq	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			updatedr_i	: in	std_ulogic
		-- End of Generated Port for Entity iom_sstl
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	mix_logic1_96	: std_ulogic; 
		signal	mix_logic1_97	: std_ulogic; 
		signal	mix_logic0_32	: std_ulogic; 
		signal	mix_logic0_35	: std_ulogic; 
		signal	clkf81	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	clockdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	default	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_1_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_2_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_3_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pmux_sel_por	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	ramclkin_o	: std_ulogic; 
		signal	ramd_12	: std_ulogic; 
		signal	ramd_byp_i	: std_ulogic; 
		signal	ramd_enq_i	: std_ulogic; 
		signal	ramd_i	: std_ulogic_vector(12) -- __W_SINGLE_BIT_BUS; 
		--  __I_OUT_OPEN signal	ramd_o	: std_ulogic_vector(12) -- __W_SINGLE_BIT_BUS; 
		signal	ramd_oe_i	: std_ulogic; 
		signal	ramd_pd_i	: std_ulogic; 
		signal	ramd_tenq_i	: std_ulogic; 
		signal	res_f81_n	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	s_in_ramd_12	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_ramd_12	: std_ulogic; 
		signal	scan_en_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	shiftdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	tck_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	updatedr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		mix_logic1_96	<=	'1';
		mix_logic1_97	<=	'1';
		mix_logic0_32	<=	'0';
		mix_logic0_35	<=	'0';
		clkf81	<=	clkf81_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		clockdr_i	<=	clockdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		default	<=	default_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_1_i	<=	mode_1_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_2_i	<=	mode_2_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_3_i	<=	mode_3_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		pmux_sel_por	<=	pmux_sel_por_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		res_f81_n	<=	res_f81_n_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		scan_en_i	<=	scan_en_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		shiftdr_i	<=	shiftdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		tck_i	<=	tck_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		updatedr_i	<=	updatedr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for ioc_ramd_12
		ioc_ramd_12: iom_sstl
		port map (

			bypass => ramd_byp_i,
			clk(0) => ramclkin_o, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => open, -- __I_OUT_OPEN
			do(0 downto 0)  => ramd_i, -- __W_PORT
			do(1) => mix_logic1_96, -- __I_BIT_TO_BUSPORT
			enq => ramd_enq_i,
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			oe(0) => ramd_oe_i, -- __I_BIT_TO_BUSPORT
			oe(1) => mix_logic0_32, -- __I_BIT_TO_BUSPORT
			pad => ramd_12,
			pd(0) => ramd_pd_i, -- __I_BIT_TO_BUSPORT
			pd(1) => mix_logic1_97, -- __I_BIT_TO_BUSPORT
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_35,
			scan_o => open,
			serial_input_i => s_in_ramd_12,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			tenq => ramd_tenq_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_ramd_12



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
