{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590834051458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590834051474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 17:20:51 2020 " "Processing started: Sat May 30 17:20:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590834051474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834051474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AntoniusKusuma -c AntoniusKusuma " "Command: quartus_map --read_settings_files=on --write_settings_files=off AntoniusKusuma -c AntoniusKusuma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834051474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590834052319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590834052319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDecoder-Behavioral " "Found design unit 1: SevenSegDecoder-Behavioral" {  } { { "src/sevenseg_decoder.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sevenseg_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081146 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "src/sevenseg_decoder.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sevenseg_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sap1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sap1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sap1_top-Structural " "Found design unit 1: sap1_top-Structural" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081149 ""} { "Info" "ISGN_ENTITY_NAME" "1 sap1_top " "Found entity 1: sap1_top" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sap1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sap1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sap1-Structural " "Found design unit 1: sap1-Structural" {  } { { "src/sap1.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081173 ""} { "Info" "ISGN_ENTITY_NAME" "1 sap1 " "Found entity 1: sap1" {  } { { "src/sap1.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ram_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081177 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoder-Behavioral " "Found design unit 1: InstructionDecoder-Behavioral" {  } { { "src/instruction_decoder.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/instruction_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081181 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "src/instruction_decoder.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/instruction_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericRegister-Behavioral " "Found design unit 1: GenericRegister-Behavioral" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081185 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenericRegister " "Found entity 1: GenericRegister" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_matrix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/control_matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlMatrix-Behavioral " "Found design unit 1: ControlMatrix-Behavioral" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081188 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlMatrix " "Found entity 1: ControlMatrix" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "src/clock_divider.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/clock_divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/clock_divider.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/clock_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryCounter-Behavioral " "Found design unit 1: BinaryCounter-Behavioral" {  } { { "src/binary_counter.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/binary_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081194 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryCounter " "Found entity 1: BinaryCounter" {  } { { "src/binary_counter.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/binary_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arithmetic_logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/arithmetic_logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-Behavioral " "Found design unit 1: ArithmeticLogicUnit-Behavioral" {  } { { "src/arithmetic_logic_unit.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/arithmetic_logic_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081196 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "src/arithmetic_logic_unit.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/arithmetic_logic_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590834081196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sap1_top " "Elaborating entity \"sap1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590834081391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryCounter BinaryCounter:PC " "Elaborating entity \"BinaryCounter\" for hierarchy \"BinaryCounter:PC\"" {  } { { "src/sap1_top.vhd" "PC" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericRegister GenericRegister:MAR " "Elaborating entity \"GenericRegister\" for hierarchy \"GenericRegister:MAR\"" {  } { { "src/sap1_top.vhd" "MAR" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:Memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:Memory\"" {  } { { "src/sap1_top.vhd" "Memory" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081787 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_data ram_16_8.vhd(43) " "VHDL Process Statement warning at ram_16_8.vhd(43): inferring latch(es) for signal or variable \"tmp_data\", which holds its previous value in one or more paths through the process" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590834081789 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[0\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[0\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[1\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[1\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[2\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[2\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[3\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[3\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[4\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[4\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[5\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[5\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[6\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[6\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081791 "|sap1_top|RAM:Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[7\] ram_16_8.vhd(43) " "Inferred latch for \"tmp_data\[7\]\" at ram_16_8.vhd(43)" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834081792 "|sap1_top|RAM:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericRegister GenericRegister:A_REG " "Elaborating entity \"GenericRegister\" for hierarchy \"GenericRegister:A_REG\"" {  } { { "src/sap1_top.vhd" "A_REG" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:ALU " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:ALU\"" {  } { { "src/sap1_top.vhd" "ALU" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:INST_DEC " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:INST_DEC\"" {  } { { "src/sap1_top.vhd" "INST_DEC" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlMatrix ControlMatrix:CTRL_MATRIX " "Elaborating entity \"ControlMatrix\" for hierarchy \"ControlMatrix:CTRL_MATRIX\"" {  } { { "src/sap1_top.vhd" "CTRL_MATRIX" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834081940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_lda control_matrix.vhd(59) " "VHDL Process Statement warning at control_matrix.vhd(59): signal \"in_lda\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081942 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_add control_matrix.vhd(59) " "VHDL Process Statement warning at control_matrix.vhd(59): signal \"in_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081942 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sub control_matrix.vhd(59) " "VHDL Process Statement warning at control_matrix.vhd(59): signal \"in_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081942 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_out control_matrix.vhd(62) " "VHDL Process Statement warning at control_matrix.vhd(62): signal \"in_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081942 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_lda control_matrix.vhd(70) " "VHDL Process Statement warning at control_matrix.vhd(70): signal \"in_lda\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_add control_matrix.vhd(73) " "VHDL Process Statement warning at control_matrix.vhd(73): signal \"in_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sub control_matrix.vhd(73) " "VHDL Process Statement warning at control_matrix.vhd(73): signal \"in_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_add control_matrix.vhd(81) " "VHDL Process Statement warning at control_matrix.vhd(81): signal \"in_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sub control_matrix.vhd(81) " "VHDL Process Statement warning at control_matrix.vhd(81): signal \"in_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sub control_matrix.vhd(83) " "VHDL Process Statement warning at control_matrix.vhd(83): signal \"in_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/control_matrix.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/control_matrix.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590834081943 "|sap1_top|ControlMatrix:CTRL_MATRIX"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[7\]\" " "Converted tri-state node \"w_bus\[7\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[6\]\" " "Converted tri-state node \"w_bus\[6\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[5\]\" " "Converted tri-state node \"w_bus\[5\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[4\]\" " "Converted tri-state node \"w_bus\[4\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[3\]\" " "Converted tri-state node \"w_bus\[3\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[2\]\" " "Converted tri-state node \"w_bus\[2\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[1\]\" " "Converted tri-state node \"w_bus\[1\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"w_bus\[0\]\" " "Converted tri-state node \"w_bus\[0\]\" into a selector" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[0\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[0\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[1\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[1\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[2\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[2\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[3\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[3\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[4\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[4\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[5\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[5\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[6\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[6\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:B_REG\|out_data\[7\] " "Converted tri-state buffer \"GenericRegister:B_REG\|out_data\[7\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[0\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[0\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[1\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[1\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[2\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[2\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[3\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[3\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[4\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[4\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[5\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[5\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[6\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[6\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:A_REG\|out_data\[7\] " "Converted tri-state buffer \"GenericRegister:A_REG\|out_data\[7\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:IH_reg\|out_data\[0\] " "Converted tri-state buffer \"GenericRegister:IH_reg\|out_data\[0\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:IH_reg\|out_data\[1\] " "Converted tri-state buffer \"GenericRegister:IH_reg\|out_data\[1\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:IH_reg\|out_data\[2\] " "Converted tri-state buffer \"GenericRegister:IH_reg\|out_data\[2\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:IH_reg\|out_data\[3\] " "Converted tri-state buffer \"GenericRegister:IH_reg\|out_data\[3\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:MAR\|out_data\[0\] " "Converted tri-state buffer \"GenericRegister:MAR\|out_data\[0\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:MAR\|out_data\[1\] " "Converted tri-state buffer \"GenericRegister:MAR\|out_data\[1\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:MAR\|out_data\[2\] " "Converted tri-state buffer \"GenericRegister:MAR\|out_data\[2\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "GenericRegister:MAR\|out_data\[3\] " "Converted tri-state buffer \"GenericRegister:MAR\|out_data\[3\]\" feeding internal logic into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1590834083209 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1590834083209 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[0\] out_data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[0\]\" to the node \"out_data\[0\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[1\] out_data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[1\]\" to the node \"out_data\[1\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[2\] out_data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[2\]\" to the node \"out_data\[2\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[3\] out_data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[3\]\" to the node \"out_data\[3\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[4\] out_data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[4\]\" to the node \"out_data\[4\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[5\] out_data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[5\]\" to the node \"out_data\[5\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[6\] out_data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[6\]\" to the node \"out_data\[6\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "GenericRegister:O_REG\|out_data\[7\] out_data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"GenericRegister:O_REG\|out_data\[7\]\" to the node \"out_data\[7\]\" into a wire" {  } { { "src/generic_register.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/generic_register.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590834084004 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1590834084004 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RAM:Memory\|tmp_data\[6\] RAM:Memory\|tmp_data\[7\] " "Duplicate LATCH primitive \"RAM:Memory\|tmp_data\[6\]\" merged with LATCH primitive \"RAM:Memory\|tmp_data\[7\]\"" {  } { { "src/ram_16_8.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/ram_16_8.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1590834084005 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1590834084005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590834084266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590834085722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590834085722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[0\] " "No output dependent on input pin \"in_data\[0\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[1\] " "No output dependent on input pin \"in_data\[1\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[2\] " "No output dependent on input pin \"in_data\[2\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[3\] " "No output dependent on input pin \"in_data\[3\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[4\] " "No output dependent on input pin \"in_data\[4\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[5\] " "No output dependent on input pin \"in_data\[5\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[6\] " "No output dependent on input pin \"in_data\[6\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[7\] " "No output dependent on input pin \"in_data\[7\]\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_auto " "No output dependent on input pin \"in_auto\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_auto"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_step " "No output dependent on input pin \"in_step\"" {  } { { "src/sap1_top.vhd" "" { Text "D:/!!Data!!/Project/Electronics/QUARTUS/Praktikum PKT/2. SAP Cheat/src/sap1_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590834086165 "|sap1_top|in_step"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590834086165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590834086167 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590834086167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590834086167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590834086167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590834086348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 30 17:21:26 2020 " "Processing ended: Sat May 30 17:21:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590834086348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590834086348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590834086348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590834086348 ""}
