

================================================================
== Vitis HLS Report for 'inverse_matrix_hw_Pipeline_L3_L4'
================================================================
* Date:           Mon Jan 23 11:32:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_matrix_se
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3_L4   |      100|      100|         1|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    223|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_154_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_163_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_285_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln33_1_fu_274_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln33_fu_264_p2               |         +|   0|  0|  12|           5|           4|
    |arrayidx1321_sum_fu_142_p2       |         +|   0|  0|  19|           8|           8|
    |arrayidx1321_sum_mid1_fu_227_p2  |         +|   0|  0|  19|           8|           8|
    |empty_fu_130_p2                  |         +|   0|  0|  15|           8|           8|
    |p_mid112_fu_207_p2               |         +|   0|  0|  15|           8|           8|
    |tmp2_fu_136_p2                   |         +|   0|  0|  19|           8|           4|
    |tmp2_mid1_fu_221_p2              |         +|   0|  0|  19|           8|           4|
    |icmp_ln27_fu_148_p2              |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln28_fu_169_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln29_fu_258_p2              |      icmp|   0|  0|   9|           4|           4|
    |select_ln27_1_fu_213_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln27_2_fu_233_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln27_3_fu_246_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln27_fu_175_p3            |    select|   0|  0|   4|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 223|          95|          90|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_54                                 |   9|          2|    4|          8|
    |indvar_flatten14_fu_58                  |   9|          2|    7|         14|
    |j_fu_50                                 |   9|          2|    4|          8|
    |temp_address0                           |  14|          3|    9|         27|
    |temp_d0                                 |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  91|         20|   72|        185|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |i_fu_54                 |  4|   0|    4|          0|
    |indvar_flatten14_fu_58  |  7|   0|    7|          0|
    |j_fu_50                 |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 17|   0|   17|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L3_L4|  return value|
|temp_address0  |  out|    9|   ap_memory|                              temp|         array|
|temp_ce0       |  out|    1|   ap_memory|                              temp|         array|
|temp_we0       |  out|    1|   ap_memory|                              temp|         array|
|temp_d0        |  out|   32|   ap_memory|                              temp|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

