// Seed: 2400058804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wor id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_6 == id_4;
  tri0 id_10, id_11 = -1;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9
    , id_12,
    output supply1 id_10
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
