{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 17:50:08 2009 " "Info: Processing started: Wed Nov 04 17:50:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PipelineUniProcessor EP3SL340F1760I4 " "Info: Selected device EP3SL340F1760I4 for design \"PipelineUniProcessor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.1V " "Info: Core supply voltage is 1.1V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a95 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a63 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a127 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a30 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a94 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a62 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a126 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a29 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a93 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a61 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a125 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a28 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a92 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a60 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a124 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a27 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a91 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a59 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a123 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a26 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a90 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a58 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a122 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a25 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a89 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a57 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a121 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a24 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a88 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a56 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a120 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a23 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a87 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a55 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a119 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a22 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a86 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a54 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a118 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a21 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a85 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a53 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a117 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a20 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a84 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a52 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a116 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a19 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a83 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a51 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a115 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a18 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a82 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a50 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a114 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a17 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a81 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a49 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a113 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a16 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a80 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a48 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a112 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a15 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a79 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a47 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a111 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a14 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a78 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a46 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a110 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a13 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a77 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a45 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a109 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a12 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a76 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a44 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a108 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a11 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a75 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a43 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a107 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a10 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a74 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a42 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a106 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a9 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a73 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a41 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a105 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a8 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a72 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a40 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a104 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a7 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a71 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a39 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a103 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a6 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a70 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a38 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a102 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a5 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a69 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a37 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a101 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a4 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a68 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a36 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a100 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a3 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a67 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a35 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a99 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a2 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a66 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a34 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a98 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a1 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a65 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a33 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a97 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a0 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a64 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a32 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a96 " "Info: Atom \"InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3SL340F1760C4 " "Info: Device EP3SL340F1760C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W36 " "Info: Pin ~ALTERA_DATA0~ is reserved at location W36" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "Warning: No exact pin location assignment(s) for 65 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[31\] " "Info: Pin MEMINST\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[31] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[30\] " "Info: Pin MEMINST\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[30] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[29\] " "Info: Pin MEMINST\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[29] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[28\] " "Info: Pin MEMINST\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[28] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[27\] " "Info: Pin MEMINST\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[27] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[26\] " "Info: Pin MEMINST\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[26] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[25\] " "Info: Pin MEMINST\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[25] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[24\] " "Info: Pin MEMINST\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[24] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[23\] " "Info: Pin MEMINST\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[23] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[22\] " "Info: Pin MEMINST\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[22] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[21\] " "Info: Pin MEMINST\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[21] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[20\] " "Info: Pin MEMINST\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[20] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[19\] " "Info: Pin MEMINST\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[19] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[18\] " "Info: Pin MEMINST\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[18] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[17\] " "Info: Pin MEMINST\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[17] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[16\] " "Info: Pin MEMINST\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[16] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[15\] " "Info: Pin MEMINST\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[15] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[14\] " "Info: Pin MEMINST\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[14] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[13\] " "Info: Pin MEMINST\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[13] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[12\] " "Info: Pin MEMINST\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[12] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[11\] " "Info: Pin MEMINST\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[11] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[10\] " "Info: Pin MEMINST\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[10] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[9\] " "Info: Pin MEMINST\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[9] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[8\] " "Info: Pin MEMINST\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[8] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[7\] " "Info: Pin MEMINST\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[7] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[6\] " "Info: Pin MEMINST\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[6] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[5\] " "Info: Pin MEMINST\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[5] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[4\] " "Info: Pin MEMINST\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[4] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[3\] " "Info: Pin MEMINST\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[3] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[2\] " "Info: Pin MEMINST\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[2] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[1\] " "Info: Pin MEMINST\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[1] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEMINST\[0\] " "Info: Pin MEMINST\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { MEMINST[0] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 336 512 16 "MEMINST\[31..0\]" "" } { 232 488 618 248 "MEMINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMINST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Info: Pin PC\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[31] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Info: Pin PC\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[30] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Info: Pin PC\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[29] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Info: Pin PC\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[28] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Info: Pin PC\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[27] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Info: Pin PC\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[26] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Info: Pin PC\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[25] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Info: Pin PC\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[24] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Info: Pin PC\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[23] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Info: Pin PC\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[22] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Info: Pin PC\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[21] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Info: Pin PC\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[20] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Info: Pin PC\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[19] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Info: Pin PC\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[18] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Info: Pin PC\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[17] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Info: Pin PC\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[16] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 16 32 200 32 "CLK" "" } { 256 136 232 272 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[14] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[15] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[0] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[1] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[2] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[3] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[4] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[5] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[6] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[7] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[8] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[9] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[10] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[11] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[12] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { PC[13] } } } { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 0 32 200 16 "PC\[31..0\]" "" } { 232 136 232 248 "PC\[15..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PipelineUniProcessor.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'PipelineUniProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN AA41 (CLK1p)) " "Info: Automatically promoted node CLK~input (placed in PIN AA41 (CLK1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Modules/InstMem/InstMem.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/Modules/InstMem/InstMem.bdf" { { 16 32 200 32 "CLK" "" } { 256 136 232 272 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 32 32 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 32 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 50 " "Info: I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 0 36 " "Info: I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use undetermined 2 48 " "Info: I/O bank number 1C does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2C does not use undetermined 0 50 " "Info: I/O bank number 2C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2B does not use undetermined 0 36 " "Info: I/O bank number 2B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2A does not use undetermined 0 50 " "Info: I/O bank number 2A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 48 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 48 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 48 " "Info: I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use undetermined 0 48 " "Info: I/O bank number 4C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B does not use undetermined 0 48 " "Info: I/O bank number 4B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 48 " "Info: I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 50 " "Info: I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5B does not use undetermined 0 36 " "Info: I/O bank number 5B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5C does not use undetermined 0 50 " "Info: I/O bank number 5C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use undetermined 0 50 " "Info: I/O bank number 6C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6B does not use undetermined 0 36 " "Info: I/O bank number 6B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 50 " "Info: I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 48 " "Info: I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 48 " "Info: I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 0 48 " "Info: I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 48 " "Info: I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 48 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 48 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Info: Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.930 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.930" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.930 (VIOLATED) " "Info: Path #1: Setup slack is -0.930 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31~portb_address_reg0 " "Info: From Node    : InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31~portb_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31 " "Info: To Node      : InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Info: Launch Clock : CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Info: Latch Clock  : CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      3.737  R        clock network delay " "Info:      3.737      3.737  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.171     uTco  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31~portb_address_reg0 " "Info:      3.908      0.171     uTco  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31~portb_address_reg0" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_m5s1:auto_generated|ram_block1a31~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m5s1.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/db/altsyncram_m5s1.tdf" 1134 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      1.728 RR  CELL  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31 " "Info:      5.636      1.728 RR  CELL  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_m5s1:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_m5s1.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/db/altsyncram_m5s1.tdf" 1134 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.776      3.776  R        clock network delay " "Info:      4.776      3.776  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.706     -0.070     uTsu  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31 " "Info:      4.706     -0.070     uTsu  InstMemCore:inst\|altsyncram:altsyncram_component\|altsyncram_m5s1:auto_generated\|ram_block1a31" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_m5s1:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_m5s1.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/db/altsyncram_m5s1.tdf" 1134 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.636 " "Info: Data Arrival Time  :     5.636" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.706 " "Info: Data Required Time :     4.706" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.930 (VIOLATED) " "Info: Slack              :    -0.930 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X99_Y23 X110_Y34 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X99_Y23 to location X110_Y34" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/PipelineUniProcessor.fit.smsg " "Info: Generated suppressed messages file F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/MIPS/PipelineUniProcessor/PipelineUniProcessor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Info: Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 17:52:00 2009 " "Info: Processing ended: Wed Nov 04 17:52:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Info: Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Info: Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
