#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Aug 18 13:08:00 2025
# Process ID         : 29600
# Current directory  : C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.runs/synth_1
# Command line       : vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file           : C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.runs/synth_1/top_module.vds
# Journal file       : C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.runs/synth_1\vivado.jou
# Running On         : afiflaptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7940HS with Radeon 780M Graphics
# CPU Frequency      : 3992 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16312 MB
# Swap memory        : 11956 MB
# Total Virtual      : 28269 MB
# Available Virtual  : 5019 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 541.652 ; gain = 246.383
Command: read_checkpoint -auto_incremental -incremental C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.863 ; gain = 493.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/top_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/clock_divider.sv:1]
	Parameter DIVIDE_BY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/clock_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/clock_divider.sv:1]
	Parameter DIVIDE_BY bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/clock_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/debounce.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/debounce.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/vga_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/vga_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'score_display' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/score_display.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/score_display.sv:30]
INFO: [Synth 8-6157] synthesizing module 'segment_decoder' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'segment_decoder' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/segment_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/score_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_renderer' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/block_renderer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'block_renderer' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/block_renderer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tetris_logic' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/tetris_logic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'tetris_logic' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/tetris_logic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/top_module.sv:1]
WARNING: [Synth 8-6014] Unused sequential element down_prev_reg was removed.  [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/tetris_logic.sv:33]
WARNING: [Synth 8-6014] Unused sequential element shape_map_reg was removed.  [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/tetris_logic.sv:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1999.617 ; gain = 1267.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.617 ; gain = 1267.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.617 ; gain = 1267.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1999.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/constraints/basys3.xdc]
Finished Parsing XDC File [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/constraints/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/constraints/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2067.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2067.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2067.965 ; gain = 1336.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2067.965 ; gain = 1336.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2067.965 ; gain = 1336.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch tetris_logic
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2086.746 ; gain = 1355.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 2086.746 ; gain = 1355.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gm_state_reg' in module 'tetris_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              101
                 iSTATE3 |                           001000 |                              010
                 iSTATE1 |                           010000 |                              011
                 iSTATE2 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gm_state_reg' using encoding 'one-hot' in module 'tetris_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 2086.746 ; gain = 1355.035
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 20    
	  19 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 200   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9501  
	   6 Input    4 Bit        Muxes := 192   
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 7752  
	   3 Input    1 Bit        Muxes := 74    
	   6 Input    1 Bit        Muxes := 206   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gm_score_reg[15:0]' into 'gm_score_reg[15:0]' [C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/src/tetris_logic.sv:99]
INFO: [Synth 8-5544] ROM "get_shape" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "active_color" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_shape0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP gm_score2, operation Mode is: A*B.
DSP Report: operator gm_score2 is absorbed into DSP gm_score2.
DSP Report: Generating DSP gm_score0, operation Mode is: C'+A*(B:0x64).
DSP Report: register gm_score_reg is absorbed into DSP gm_score0.
DSP Report: operator gm_score0 is absorbed into DSP gm_score0.
DSP Report: operator gm_score1 is absorbed into DSP gm_score0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:50 ; elapsed = 00:04:00 . Memory (MB): peak = 2087.164 ; gain = 1355.453
---------------------------------------------------------------------------------
 Sort Area is tetris_logic__GB0 gm_score2_0 : 0 0 : 1946 1946 : Used 1 time 0
 Sort Area is tetris_logic__GB0 gm_score0_2 : 0 0 : 345 345 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tetris_logic__GB0 | A*B           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tetris_logic__GB0 | C'+A*(B:0x64) | 16     | 7      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:07 ; elapsed = 00:04:17 . Memory (MB): peak = 2099.918 ; gain = 1368.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-14569.0/oG. 121.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:21 ; elapsed = 00:08:39 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:29 ; elapsed = 00:09:19 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:38 ; elapsed = 00:09:29 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:39 ; elapsed = 00:09:29 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:40 ; elapsed = 00:09:31 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:41 ; elapsed = 00:09:31 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:42 ; elapsed = 00:09:33 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:42 ; elapsed = 00:09:33 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tetris_logic__GB0 | A*B         | 5      | 5      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|tetris_logic__GB0 | C'+A*B      | 16     | 7      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   216|
|3     |DSP48E1 |     2|
|4     |LUT1    |   501|
|5     |LUT2    |  1229|
|6     |LUT3    |  2186|
|7     |LUT4    |  1686|
|8     |LUT5    |  2506|
|9     |LUT6    |  5955|
|10    |MUXF7   |   109|
|11    |MUXF8   |    40|
|12    |FDCE    |    48|
|13    |FDRE    |   947|
|14    |FDSE    |     1|
|15    |IBUF    |     6|
|16    |OBUF    |    25|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:42 ; elapsed = 00:09:33 . Memory (MB): peak = 2786.180 ; gain = 2054.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:57 ; elapsed = 00:09:21 . Memory (MB): peak = 2786.180 ; gain = 1986.121
Synthesis Optimization Complete : Time (s): cpu = 00:08:43 ; elapsed = 00:09:34 . Memory (MB): peak = 2786.180 ; gain = 2054.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2786.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'tetris_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2786.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8bb80e64
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:50 ; elapsed = 00:09:45 . Memory (MB): peak = 2786.180 ; gain = 2237.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2786.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patsn/OneDrive/Documents/fpga-projects/fpga-tetris-basys3/tetris_basys3.runs/synth_1/top_module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2786.180 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 18 13:18:10 2025...
