<stg><name>submul.1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:2 %multiplier_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %multiplier

]]></Node>
<StgValue><ssdm name="multiplier_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:3 %len_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:4 %y_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y_3_read

]]></Node>
<StgValue><ssdm name="y_3_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:5 %y_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y_2_read

]]></Node>
<StgValue><ssdm name="y_2_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:6 %y_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y_1_read

]]></Node>
<StgValue><ssdm name="y_1_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:7 %y_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y_0_read

]]></Node>
<StgValue><ssdm name="y_0_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph:8 %x_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_offset

]]></Node>
<StgValue><ssdm name="x_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="64">
<![CDATA[
.lr.ph:9 %conv1_i = zext i64 %multiplier_read

]]></Node>
<StgValue><ssdm name="conv1_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:10 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:11 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:12 %br_ln599 = br void

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 %add_ln599, void %.split, i3 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %borrow_2 = phi i64 %borrow, void %.split, i64 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="borrow_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln599 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln599"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln599 = icmp_eq  i3 %i, i3 %len_read

]]></Node>
<StgValue><ssdm name="icmp_ln599"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln599 = br i1 %icmp_ln599, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %empty_118 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:2 %add_ln601 = add i2 %empty_118, i2 %x_offset_read

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="2">
<![CDATA[
.split:3 %zext_ln601 = zext i2 %add_ln601

]]></Node>
<StgValue><ssdm name="zext_ln601"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln601

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:6 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="2">
<![CDATA[
.split:7 %r_load = load i2 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:8 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln601

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:12 %x_39 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %y_0_read_1, i64 %y_1_read_1, i64 %y_2_read_1, i64 %y_3_read_1, i2 %empty_118

]]></Node>
<StgValue><ssdm name="x_39"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="64">
<![CDATA[
.split:13 %zext_ln397 = zext i64 %x_39

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:14 %x_40 = mul i128 %zext_ln397, i128 %conv1_i

]]></Node>
<StgValue><ssdm name="x_40"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="128">
<![CDATA[
.split:15 %y_14 = trunc i128 %x_40

]]></Node>
<StgValue><ssdm name="y_14"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:16 %trunc_ln107_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_40, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln107_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:21 %store_ln601 = store i64 %zext_ln601, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln601"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln598 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln598"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:5 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="2">
<![CDATA[
.split:7 %r_load = load i2 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %x = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %r_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %d = sub i64 %x, i64 %borrow_2

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:11 %carry1 = icmp_ult  i64 %x, i64 %borrow_2

]]></Node>
<StgValue><ssdm name="carry1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:17 %d_7 = sub i64 %d, i64 %y_14

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:18 %carry1_7 = icmp_ult  i64 %d, i64 %y_14

]]></Node>
<StgValue><ssdm name="carry1_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
.split:19 %store_ln604 = store i64 %d_7, i2 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:20 %store_ln196 = store i64 %d_7, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="1">
<![CDATA[
.split:22 %zext_ln605 = zext i1 %carry1

]]></Node>
<StgValue><ssdm name="zext_ln605"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1">
<![CDATA[
.split:23 %zext_ln605_1 = zext i1 %carry1_7

]]></Node>
<StgValue><ssdm name="zext_ln605_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:24 %add_ln605 = add i2 %zext_ln605, i2 %zext_ln605_1

]]></Node>
<StgValue><ssdm name="add_ln605"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
.split:25 %zext_ln605_2 = zext i2 %add_ln605

]]></Node>
<StgValue><ssdm name="zext_ln605_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:26 %borrow = add i64 %zext_ln605_2, i64 %trunc_ln107_4

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.split:27 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln607 = ret i64 %borrow_2

]]></Node>
<StgValue><ssdm name="ret_ln607"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
