# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../microbblaze.srcs/sources_1/bd/uc_system/ipshared/5123" --include "../../../../microbblaze.srcs/sources_1/bd/uc_system/ipshared/ec67/hdl" \
"../../../../verilog_src/BRAMInterconnect.v" \
"../../../../verilog_src/OutputCompare.v" \
"../../../../verilog_src/Timer.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0_clk_wiz.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_clk_wiz_0_0/uc_system_clk_wiz_0_0.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_xbar_1/sim/uc_system_xbar_1.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_lmb_bram_0/sim/uc_system_lmb_bram_0.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/sim/uc_system.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_bram_interconnect_0_0/sim/uc_system_bram_interconnect_0_0.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_output_compare_0_1/sim/uc_system_output_compare_0_1.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_timer_1_2/sim/uc_system_timer_1_2.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_timer_0_2/sim/uc_system_timer_0_2.v" \
"../../../../microbblaze.ip_user_files/bd/uc_system/ip/uc_system_auto_pc_0/sim/uc_system_auto_pc_0.v" \
"../../../../microbblaze.srcs/sources_1/bd/uc_system/hdl/uc_system_wrapper.v" \
"../../../../microbblaze.srcs/sim_1/new/sim_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
