
*** Running vivado
    with args -log VRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VRAM.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VRAM.tcl -notrace
Command: synth_design -top VRAM -part xc7k325tffg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 448.844 ; gain = 98.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VRAM' [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/synth/VRAM.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: VRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: VRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 103 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.887376 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/synth/VRAM.vhd:237]

*** Running vivado
    with args -log VRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VRAM.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VRAM.tcl -notrace
Command: synth_design -top VRAM -part xc7k325tffg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 449.391 ; gain = 99.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VRAM' [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/synth/VRAM.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: VRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: VRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 103 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.887376 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/synth/VRAM.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'VRAM' (11#1) [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/synth/VRAM.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:47 ; elapsed = 00:04:53 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:48 ; elapsed = 00:04:53 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/Verilog Project/Architecture/MCPU/MCPU.runs/VRAM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Verilog Project/Architecture/MCPU/MCPU.runs/VRAM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1108.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:05 ; elapsed = 00:05:12 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:05 ; elapsed = 00:05:12 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {E:/Verilog Project/Architecture/MCPU/MCPU.runs/VRAM_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:05 ; elapsed = 00:05:12 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:08 ; elapsed = 00:05:16 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:12 ; elapsed = 00:05:20 . Memory (MB): peak = 1108.645 ; gain = 758.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:22 ; elapsed = 00:05:32 . Memory (MB): peak = 1112.078 ; gain = 762.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:23 ; elapsed = 00:05:32 . Memory (MB): peak = 1119.883 ; gain = 770.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:05:33 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |LUT3         |    15|
|2     |LUT4         |    21|
|3     |LUT5         |   142|
|4     |LUT6         |   187|
|5     |MUXF7        |    93|
|6     |MUXF8        |    36|
|7     |RAMB18E1     |     1|
|8     |RAMB36E1     |     1|
|9     |RAMB36E1_1   |     1|
|10    |RAMB36E1_10  |     1|
|11    |RAMB36E1_100 |     1|
|12    |RAMB36E1_101 |     1|
|13    |RAMB36E1_102 |     1|
|14    |RAMB36E1_11  |     1|
|15    |RAMB36E1_12  |     1|
|16    |RAMB36E1_13  |     1|
|17    |RAMB36E1_14  |     1|
|18    |RAMB36E1_15  |     1|
|19    |RAMB36E1_16  |     1|
|20    |RAMB36E1_17  |     1|
|21    |RAMB36E1_18  |     1|
|22    |RAMB36E1_19  |     1|
|23    |RAMB36E1_2   |     1|
|24    |RAMB36E1_20  |     1|
|25    |RAMB36E1_21  |     1|
|26    |RAMB36E1_22  |     1|
|27    |RAMB36E1_23  |     1|
|28    |RAMB36E1_24  |     1|
|29    |RAMB36E1_25  |     1|
|30    |RAMB36E1_26  |     1|
|31    |RAMB36E1_27  |     1|
|32    |RAMB36E1_28  |     1|
|33    |RAMB36E1_29  |     1|
|34    |RAMB36E1_3   |     1|
|35    |RAMB36E1_30  |     1|
|36    |RAMB36E1_31  |     1|
|37    |RAMB36E1_32  |     1|
|38    |RAMB36E1_33  |     1|
|39    |RAMB36E1_34  |     1|
|40    |RAMB36E1_35  |     1|
|41    |RAMB36E1_36  |     1|
|42    |RAMB36E1_37  |     1|
|43    |RAMB36E1_38  |     1|
|44    |RAMB36E1_39  |     1|
|45    |RAMB36E1_4   |     1|
|46    |RAMB36E1_40  |     1|
|47    |RAMB36E1_41  |     1|
|48    |RAMB36E1_42  |     1|
|49    |RAMB36E1_43  |     1|
|50    |RAMB36E1_44  |     1|
|51    |RAMB36E1_45  |     1|
|52    |RAMB36E1_46  |     1|
|53    |RAMB36E1_47  |     1|
|54    |RAMB36E1_48  |     1|
|55    |RAMB36E1_49  |     1|
|56    |RAMB36E1_5   |     1|
|57    |RAMB36E1_50  |     1|
|58    |RAMB36E1_51  |     1|
|59    |RAMB36E1_52  |     1|
|60    |RAMB36E1_53  |     1|
|61    |RAMB36E1_54  |     1|
|62    |RAMB36E1_55  |     1|
|63    |RAMB36E1_56  |     1|
|64    |RAMB36E1_57  |     1|
|65    |RAMB36E1_58  |     1|
|66    |RAMB36E1_59  |     1|
|67    |RAMB36E1_6   |     1|
|68    |RAMB36E1_60  |     1|
|69    |RAMB36E1_61  |     1|
|70    |RAMB36E1_62  |     1|
|71    |RAMB36E1_63  |     1|
|72    |RAMB36E1_64  |     1|
|73    |RAMB36E1_65  |     1|
|74    |RAMB36E1_66  |     1|
|75    |RAMB36E1_67  |     1|
|76    |RAMB36E1_68  |     1|
|77    |RAMB36E1_69  |     1|
|78    |RAMB36E1_7   |     1|
|79    |RAMB36E1_70  |     1|
|80    |RAMB36E1_71  |     1|
|81    |RAMB36E1_72  |     1|
|82    |RAMB36E1_73  |     1|
|83    |RAMB36E1_74  |     1|
|84    |RAMB36E1_75  |     1|
|85    |RAMB36E1_76  |     1|
|86    |RAMB36E1_77  |     1|
|87    |RAMB36E1_78  |     1|
|88    |RAMB36E1_79  |     1|
|89    |RAMB36E1_8   |     1|
|90    |RAMB36E1_80  |     1|
|91    |RAMB36E1_81  |     1|
|92    |RAMB36E1_82  |     1|
|93    |RAMB36E1_83  |     1|
|94    |RAMB36E1_84  |     1|
|95    |RAMB36E1_85  |     1|
|96    |RAMB36E1_86  |     1|
|97    |RAMB36E1_87  |     1|
|98    |RAMB36E1_88  |     1|
|99    |RAMB36E1_89  |     1|
|100   |RAMB36E1_9   |     1|
|101   |RAMB36E1_90  |     1|
|102   |RAMB36E1_91  |     1|
|103   |RAMB36E1_92  |     1|
|104   |RAMB36E1_93  |     1|
|105   |RAMB36E1_94  |     1|
|106   |RAMB36E1_95  |     1|
|107   |RAMB36E1_96  |     1|
|108   |RAMB36E1_97  |     1|
|109   |RAMB36E1_98  |     1|
|110   |RAMB36E1_99  |     1|
|111   |FDRE         |     7|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |   605|
|2     |  U0                                         |blk_mem_gen_v8_4_1                             |   605|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |   605|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   605|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |   605|
|6     |          \has_mux_b.B                       |blk_mem_gen_mux__parameterized0                |   331|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     2|
|8     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     2|
|9     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|10    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|11    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     2|
|12    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     2|
|13    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     2|
|14    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     2|
|15    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     2|
|16    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     2|
|17    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     2|
|18    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     2|
|19    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     2|
|20    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     2|
|21    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     1|
|22    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|23    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     3|
|24    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     3|
|25    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     3|
|26    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     3|
|27    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     3|
|28    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     3|
|29    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     2|
|30    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     2|
|31    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     3|
|32    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     3|
|33    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     3|
|34    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     3|
|35    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     3|
|36    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     3|
|37    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     3|
|38    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     3|
|39    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23        |     3|
|40    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23 |     3|
|41    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24        |     3|
|42    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24 |     3|
|43    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25        |     3|
|44    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25 |     3|
|45    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26        |     3|
|46    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26 |     3|
|47    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27        |     3|
|48    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27 |     3|
|49    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28        |     3|
|50    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28 |     3|
|51    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     2|
|52    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     2|
|53    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29        |     3|
|54    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29 |     3|
|55    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30        |     3|
|56    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30 |     3|
|57    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31        |     3|
|58    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31 |     3|
|59    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32        |     3|
|60    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32 |     3|
|61    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33        |     3|
|62    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33 |     3|
|63    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34        |     3|
|64    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34 |     3|
|65    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35        |     3|
|66    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35 |     3|
|67    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36        |     3|
|68    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36 |     3|
|69    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37        |     3|
|70    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37 |     3|
|71    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38        |     3|
|72    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38 |     3|
|73    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     2|
|74    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     2|
|75    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39        |     3|
|76    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39 |     3|
|77    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40        |     3|
|78    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40 |     3|
|79    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41        |     3|
|80    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41 |     3|
|81    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42        |     3|
|82    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42 |     3|
|83    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43        |     3|
|84    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43 |     3|
|85    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44        |     3|
|86    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44 |     3|
|87    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45        |     3|
|88    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45 |     3|
|89    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46        |     3|
|90    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46 |     3|
|91    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47        |     3|
|92    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47 |     3|
|93    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48        |     3|
|94    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48 |     3|
|95    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     1|
|96    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|97    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49        |     3|
|98    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49 |     3|
|99    |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50        |     3|
|100   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50 |     3|
|101   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51        |     3|
|102   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51 |     3|
|103   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52        |     3|
|104   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52 |     3|
|105   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53        |     3|
|106   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53 |     3|
|107   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54        |     3|
|108   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54 |     3|
|109   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55        |     3|
|110   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55 |     3|
|111   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56        |     3|
|112   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56 |     3|
|113   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57        |     3|
|114   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57 |     3|
|115   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58        |     3|
|116   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58 |     3|
|117   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|118   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|119   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59        |     3|
|120   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59 |     3|
|121   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60        |     3|
|122   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60 |     3|
|123   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61        |     3|
|124   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61 |     3|
|125   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62        |     3|
|126   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62 |     3|
|127   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63        |     3|
|128   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63 |     3|
|129   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64        |     3|
|130   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64 |     3|
|131   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65        |     3|
|132   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65 |     3|
|133   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66        |     3|
|134   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66 |     3|
|135   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67        |     3|
|136   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67 |     3|
|137   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68        |     3|
|138   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68 |     3|
|139   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     4|
|140   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     4|
|141   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69        |     3|
|142   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69 |     3|
|143   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70        |     3|
|144   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70 |     3|
|145   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71        |     3|
|146   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71 |     3|
|147   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72        |     3|
|148   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72 |     3|
|149   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73        |     4|
|150   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73 |     4|
|151   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74        |     3|
|152   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74 |     3|
|153   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75        |     4|
|154   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75 |     4|
|155   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76        |     4|
|156   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76 |     4|
|157   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77        |     4|
|158   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77 |     4|
|159   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78        |     4|
|160   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78 |     4|
|161   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     4|
|162   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     4|
|163   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79        |     4|
|164   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79 |     4|
|165   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80        |     3|
|166   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80 |     3|
|167   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81        |     4|
|168   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81 |     4|
|169   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82        |     3|
|170   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82 |     3|
|171   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83        |     4|
|172   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83 |     4|
|173   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84        |     3|
|174   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84 |     3|
|175   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85        |     3|
|176   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85 |     3|
|177   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86        |     3|
|178   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86 |     3|
|179   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87        |     3|
|180   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87 |     3|
|181   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88        |     4|
|182   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88 |     4|
|183   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     4|
|184   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     4|
|185   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89        |     4|
|186   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89 |     4|
|187   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90        |     4|
|188   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90 |     4|
|189   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     4|
|190   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     4|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:24 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.023 ; gain = 778.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6352 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:05:22 . Memory (MB): peak = 1128.023 ; gain = 778.250
Synthesis Optimization Complete : Time (s): cpu = 00:05:25 ; elapsed = 00:05:34 . Memory (MB): peak = 1128.027 ; gain = 778.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:28 ; elapsed = 00:05:39 . Memory (MB): peak = 1157.656 ; gain = 819.352
INFO: [Common 17-1381] The checkpoint 'E:/Verilog Project/Architecture/MCPU/MCPU.runs/VRAM_synth_1/VRAM.dcp' has been generated.
