/* Capstone Disassembly Engine, http://www.capstone-engine.org */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
/*    Rot127 <unisono@quyllur.org> 2022-2023 */
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */

/* LLVM-commit: <commit> */
/* LLVM-tag: <tag> */

/* Do not edit. */

/* Capstone's LLVM TableGen Backends: */
/* https://github.com/capstone-engine/llvm-capstone */

	ALPHA_REG_INVALID = 0,
	ALPHA_REG_F0 = 1,
	ALPHA_REG_F1 = 2,
	ALPHA_REG_F2 = 3,
	ALPHA_REG_F3 = 4,
	ALPHA_REG_F4 = 5,
	ALPHA_REG_F5 = 6,
	ALPHA_REG_F6 = 7,
	ALPHA_REG_F7 = 8,
	ALPHA_REG_F8 = 9,
	ALPHA_REG_F9 = 10,
	ALPHA_REG_F10 = 11,
	ALPHA_REG_F11 = 12,
	ALPHA_REG_F12 = 13,
	ALPHA_REG_F13 = 14,
	ALPHA_REG_F14 = 15,
	ALPHA_REG_F15 = 16,
	ALPHA_REG_F16 = 17,
	ALPHA_REG_F17 = 18,
	ALPHA_REG_F18 = 19,
	ALPHA_REG_F19 = 20,
	ALPHA_REG_F20 = 21,
	ALPHA_REG_F21 = 22,
	ALPHA_REG_F22 = 23,
	ALPHA_REG_F23 = 24,
	ALPHA_REG_F24 = 25,
	ALPHA_REG_F25 = 26,
	ALPHA_REG_F26 = 27,
	ALPHA_REG_F27 = 28,
	ALPHA_REG_F28 = 29,
	ALPHA_REG_F29 = 30,
	ALPHA_REG_F30 = 31,
	ALPHA_REG_F31 = 32,
	ALPHA_REG_R0 = 33,
	ALPHA_REG_R1 = 34,
	ALPHA_REG_R2 = 35,
	ALPHA_REG_R3 = 36,
	ALPHA_REG_R4 = 37,
	ALPHA_REG_R5 = 38,
	ALPHA_REG_R6 = 39,
	ALPHA_REG_R7 = 40,
	ALPHA_REG_R8 = 41,
	ALPHA_REG_R9 = 42,
	ALPHA_REG_R10 = 43,
	ALPHA_REG_R11 = 44,
	ALPHA_REG_R12 = 45,
	ALPHA_REG_R13 = 46,
	ALPHA_REG_R14 = 47,
	ALPHA_REG_R15 = 48,
	ALPHA_REG_R16 = 49,
	ALPHA_REG_R17 = 50,
	ALPHA_REG_R18 = 51,
	ALPHA_REG_R19 = 52,
	ALPHA_REG_R20 = 53,
	ALPHA_REG_R21 = 54,
	ALPHA_REG_R22 = 55,
	ALPHA_REG_R23 = 56,
	ALPHA_REG_R24 = 57,
	ALPHA_REG_R25 = 58,
	ALPHA_REG_R26 = 59,
	ALPHA_REG_R27 = 60,
	ALPHA_REG_R28 = 61,
	ALPHA_REG_R29 = 62,
	ALPHA_REG_R30 = 63,
	ALPHA_REG_R31 = 64,
	ALPHA_REG_ENDING, // 65
