|lcd_scope
<<<<<<< Updated upstream
clock => clock.IN3
globalRst => globalRst.IN1
rstApp << rstApp.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n << LT24Display:Display.LT24Wr_n
LT24Rd_n << LT24Display:Display.LT24Rd_n
LT24CS_n << LT24Display:Display.LT24CS_n
LT24RS << LT24Display:Display.LT24RS
LT24Reset_n << LT24Display:Display.LT24Reset_n
LT24Data[0] << LT24Display:Display.LT24Data
LT24Data[1] << LT24Display:Display.LT24Data
LT24Data[2] << LT24Display:Display.LT24Data
LT24Data[3] << LT24Display:Display.LT24Data
LT24Data[4] << LT24Display:Display.LT24Data
LT24Data[5] << LT24Display:Display.LT24Data
LT24Data[6] << LT24Display:Display.LT24Data
LT24Data[7] << LT24Display:Display.LT24Data
LT24Data[8] << LT24Display:Display.LT24Data
LT24Data[9] << LT24Display:Display.LT24Data
LT24Data[10] << LT24Display:Display.LT24Data
LT24Data[11] << LT24Display:Display.LT24Data
LT24Data[12] << LT24Display:Display.LT24Data
LT24Data[13] << LT24Display:Display.LT24Data
LT24Data[14] << LT24Display:Display.LT24Data
LT24Data[15] << LT24Display:Display.LT24Data
LT24LCDOn << LT24Display:Display.LT24LCDOn
=======
clock => clock.IN2
globalRst => LT24Display:Display.globalReset
rstApp <= rstApp.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n <= LT24Display:Display.LT24Wr_n
LT24Rd_n <= LT24Display:Display.LT24Rd_n
LT24CS_n <= LT24Display:Display.LT24CS_n
LT24RS <= LT24Display:Display.LT24RS
LT24Reset_n <= LT24Display:Display.LT24Reset_n
LT24Data[0] <= LT24Display:Display.LT24Data[0]
LT24Data[1] <= LT24Display:Display.LT24Data[1]
LT24Data[2] <= LT24Display:Display.LT24Data[2]
LT24Data[3] <= LT24Display:Display.LT24Data[3]
LT24Data[4] <= LT24Display:Display.LT24Data[4]
LT24Data[5] <= LT24Display:Display.LT24Data[5]
LT24Data[6] <= LT24Display:Display.LT24Data[6]
LT24Data[7] <= LT24Display:Display.LT24Data[7]
LT24Data[8] <= LT24Display:Display.LT24Data[8]
LT24Data[9] <= LT24Display:Display.LT24Data[9]
LT24Data[10] <= LT24Display:Display.LT24Data[10]
LT24Data[11] <= LT24Display:Display.LT24Data[11]
LT24Data[12] <= LT24Display:Display.LT24Data[12]
LT24Data[13] <= LT24Display:Display.LT24Data[13]
LT24Data[14] <= LT24Display:Display.LT24Data[14]
LT24Data[15] <= LT24Display:Display.LT24Data[15]
LT24LCDOn <= LT24Display:Display.LT24LCDOn
>>>>>>> Stashed changes


|lcd_scope|LT24Display:Display
clock => clock.IN3
globalReset => globalReset.IN1
resetApp <= resetApp.DB_MAX_OUTPUT_PORT_TYPE
xAddr[0] => xAddrTemp.DATAB
xAddr[1] => xAddrTemp.DATAB
xAddr[2] => xAddrTemp.DATAB
xAddr[3] => xAddrTemp.DATAB
xAddr[4] => xAddrTemp.DATAB
xAddr[5] => xAddrTemp.DATAB
xAddr[6] => xAddrTemp.DATAB
xAddr[7] => xAddrTemp.DATAB
yAddr[0] => yAddrTemp.DATAB
yAddr[1] => yAddrTemp.DATAB
yAddr[2] => yAddrTemp.DATAB
yAddr[3] => yAddrTemp.DATAB
yAddr[4] => yAddrTemp.DATAB
yAddr[5] => yAddrTemp.DATAB
yAddr[6] => yAddrTemp.DATAB
yAddr[7] => yAddrTemp.DATAB
yAddr[8] => yAddrTemp.DATAB
pixelData[0] => displayData.DATAB
pixelData[0] => pixelDataTemp.DATAB
pixelData[1] => displayData.DATAB
pixelData[1] => pixelDataTemp.DATAB
pixelData[2] => displayData.DATAB
pixelData[2] => pixelDataTemp.DATAB
pixelData[3] => displayData.DATAB
pixelData[3] => pixelDataTemp.DATAB
pixelData[4] => displayData.DATAB
pixelData[4] => pixelDataTemp.DATAB
pixelData[5] => displayData.DATAB
pixelData[5] => pixelDataTemp.DATAB
pixelData[6] => displayData.DATAB
pixelData[6] => pixelDataTemp.DATAB
pixelData[7] => displayData.DATAB
pixelData[7] => pixelDataTemp.DATAB
pixelData[8] => displayData.DATAB
pixelData[8] => pixelDataTemp.DATAB
pixelData[9] => displayData.DATAB
pixelData[9] => pixelDataTemp.DATAB
pixelData[10] => displayData.DATAB
pixelData[10] => pixelDataTemp.DATAB
pixelData[11] => displayData.DATAB
pixelData[11] => pixelDataTemp.DATAB
pixelData[12] => displayData.DATAB
pixelData[12] => pixelDataTemp.DATAB
pixelData[13] => displayData.DATAB
pixelData[13] => pixelDataTemp.DATAB
pixelData[14] => displayData.DATAB
pixelData[14] => pixelDataTemp.DATAB
pixelData[15] => displayData.DATAB
pixelData[15] => pixelDataTemp.DATAB
pixelWrite => always0.IN1
pixelReady <= pixelReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => displayData.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => stateMachine.OUTPUTSELECT
pixelRawMode => displayRegSelect.DATAB
cmdData[0] => displayData.DATAB
cmdData[0] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[1] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[2] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[3] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[4] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[5] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[6] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdData[7] => displayData.DATAB
cmdWrite => always0.IN1
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdDone => stateMachine.OUTPUTSELECT
cmdReady <= cmdReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n <= LT24DisplayInterface:LT24Interface.LT24Wr_n
LT24Rd_n <= LT24DisplayInterface:LT24Interface.LT24Rd_n
LT24CS_n <= LT24DisplayInterface:LT24Interface.LT24CS_n
LT24RS <= LT24DisplayInterface:LT24Interface.LT24RS
LT24Reset_n <= LT24DisplayInterface:LT24Interface.LT24Reset_n
LT24Data[0] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[1] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[2] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[3] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[4] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[5] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[6] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[7] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[8] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[9] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[10] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[11] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[12] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[13] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[14] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24Data[15] <= LT24DisplayInterface:LT24Interface.LT24Data
LT24LCDOn <= <VCC>


|lcd_scope|LT24Display:Display|ResetSynchroniser:resetGen
clock => ~NO_FANOUT~
resetIn => ~NO_FANOUT~
resetOut <= <GND>


|lcd_scope|LT24Display:Display|LT24InitialData:initDataRom
clock => initData[0]~reg0.CLK
clock => initData[1]~reg0.CLK
clock => initData[2]~reg0.CLK
clock => initData[3]~reg0.CLK
clock => initData[4]~reg0.CLK
clock => initData[5]~reg0.CLK
clock => initData[6]~reg0.CLK
clock => initData[7]~reg0.CLK
clock => initData[8]~reg0.CLK
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
initData[0] <= initData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[1] <= initData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[2] <= initData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[3] <= initData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[4] <= initData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[5] <= initData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[6] <= initData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[7] <= initData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initData[8] <= initData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maxAddr[0] <= <GND>
maxAddr[1] <= <VCC>
maxAddr[2] <= <VCC>
maxAddr[3] <= <GND>
maxAddr[4] <= <GND>
maxAddr[5] <= <VCC>
maxAddr[6] <= <VCC>


|lcd_scope|LT24Display:Display|LT24DisplayInterface:LT24Interface
clock => writeDly.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => LT24Reset_n.DATAIN
regSelect => LT24RS.DATAIN
data[0] => LT24Data[0].DATAIN
data[1] => LT24Data[1].DATAIN
data[2] => LT24Data[2].DATAIN
data[3] => LT24Data[3].DATAIN
data[4] => LT24Data[4].DATAIN
data[5] => LT24Data[5].DATAIN
data[6] => LT24Data[6].DATAIN
data[7] => LT24Data[7].DATAIN
data[8] => LT24Data[8].DATAIN
data[9] => LT24Data[9].DATAIN
data[10] => LT24Data[10].DATAIN
data[11] => LT24Data[11].DATAIN
data[12] => LT24Data[12].DATAIN
data[13] => LT24Data[13].DATAIN
data[14] => LT24Data[14].DATAIN
data[15] => LT24Data[15].DATAIN
write => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
LT24Wr_n <= writeDly.DB_MAX_OUTPUT_PORT_TYPE
LT24Rd_n <= <VCC>
LT24CS_n <= <GND>
LT24RS <= regSelect.DB_MAX_OUTPUT_PORT_TYPE
LT24Reset_n <= reset.DB_MAX_OUTPUT_PORT_TYPE
LT24Data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
LT24Data[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|lcd_scope|NbitCounter:xCount
clk => cntOut[0]~reg0.CLK
clk => cntOut[1]~reg0.CLK
clk => cntOut[2]~reg0.CLK
clk => cntOut[3]~reg0.CLK
clk => cntOut[4]~reg0.CLK
clk => cntOut[5]~reg0.CLK
clk => cntOut[6]~reg0.CLK
clk => cntOut[7]~reg0.CLK
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
cntOut[0] <= cntOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[1] <= cntOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[2] <= cntOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[3] <= cntOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[4] <= cntOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[5] <= cntOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[6] <= cntOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[7] <= cntOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lcd_scope|NbitCounter:yCount
clk => cntOut[0]~reg0.CLK
clk => cntOut[1]~reg0.CLK
clk => cntOut[2]~reg0.CLK
clk => cntOut[3]~reg0.CLK
clk => cntOut[4]~reg0.CLK
clk => cntOut[5]~reg0.CLK
clk => cntOut[6]~reg0.CLK
clk => cntOut[7]~reg0.CLK
clk => cntOut[8]~reg0.CLK
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
rst => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
enable => cntOut.OUTPUTSELECT
cntOut[0] <= cntOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[1] <= cntOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[2] <= cntOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[3] <= cntOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[4] <= cntOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[5] <= cntOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[6] <= cntOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[7] <= cntOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cntOut[8] <= cntOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


