{"Source Block": ["serv/rtl/serv_mpram.v@117:151@HdlStmProcess", "   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n\n\n   always @(posedge i_clk) begin\n      {o_rgnt,rreq} <= {rreq[2:0],i_rreq};\n      if (rcnt_lo[3])\n\trcnt_hi <= rcnt_hi + 1;\n      if (i_rreq) begin\n\t rcnt_lo <= 4'd1;\n\t rcnt_hi <= 3'd0;\n      end else\n\trcnt_lo <= {rcnt_lo[2:0],rcnt_lo[3]};\n\n      rdata0[4:0] <= rdata0[5:1];\n      rdata1[3:0] <= rdata1[4:1];\n      rdata2[2:0] <= rdata2[3:1];\n      //rdata3[2:0] <= rdata3[3:1];\n\n      if (rcnt_lo[1]) rdata0[5:2] <= rdata;\n      if (rcnt_lo[2]) rdata1[4:1] <= rdata;\n      if (rcnt_lo[3]) rdata2[3:0] <= rdata;\n      //if (rcnt_lo[0]) rdata3[3:0] <= rdata;\n\n      if (i_rst) begin\n\t o_rgnt <= 1'b0;\n\t rreq <= 3'd0;\n      end\n   end\n\n   assign raddr[8] = rcnt_lo[2];\n   assign raddr[7:5] = rcnt_lo[0] ? i_rs1_raddr[4:2] :\n\t\t       rcnt_lo[1] ? i_rs2_raddr[4:2] : 3'd0;\n   assign raddr[4:3] = rcnt_lo[0] ? i_rs1_raddr[1:0] :\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[123, "      {o_rgnt,rreq} <= {rreq[2:0],i_rreq};\n"], [124, "      if (rcnt_lo[3])\n"], [125, "\trcnt_hi <= rcnt_hi + 1;\n"], [126, "      if (i_rreq) begin\n"], [127, "\t rcnt_lo <= 4'd1;\n"], [128, "\t rcnt_hi <= 3'd0;\n"], [129, "      end else\n"], [130, "\trcnt_lo <= {rcnt_lo[2:0],rcnt_lo[3]};\n"], [132, "      rdata0[4:0] <= rdata0[5:1];\n"], [133, "      rdata1[3:0] <= rdata1[4:1];\n"], [134, "      rdata2[2:0] <= rdata2[3:1];\n"], [137, "      if (rcnt_lo[1]) rdata0[5:2] <= rdata;\n"], [138, "      if (rcnt_lo[2]) rdata1[4:1] <= rdata;\n"], [139, "      if (rcnt_lo[3]) rdata2[3:0] <= rdata;\n"], [144, "\t rreq <= 3'd0;\n"]], "Add": [[139, "      rcnt <= rcnt+5'd1;\n"], [139, "      if (i_rreq)\n"], [139, "\t rcnt <= 5'd0;\n"], [139, "      rreq_r <= i_rreq;\n"], [139, "      o_rgnt <= rreq_r;\n"], [139, "      if (rport)\n"], [139, "\trdata0 <= rdata;\n"], [139, "      if (!rport)\n"], [139, "\trdata1 <= rdata[1];\n"], [144, "\t rreq_r <= 1'b0;\n"]]}}