// Seed: 3854574746
module module_0 (
    input wire id_0,
    output tri id_1,
    output wand id_2,
    output wand id_3,
    output supply1 id_4,
    input uwire id_5,
    output wor id_6
);
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd16
) (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor _id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri id_9,
    input wire id_10
);
  logic [id_3 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_0,
      id_9,
      id_9,
      id_1,
      id_8
  );
  assign modCall_1.id_6 = 0;
  wire id_13;
endmodule
