// Seed: 2211993584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wor id_5;
  inout wire id_4;
  input wire id_3;
  output wand id_2;
  input wire id_1;
  genvar id_6;
  assign id_2 = 1'b0;
  assign id_5 = 1 ? id_3 : 1;
  logic id_7, id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd42,
    parameter id_4  = 32'd80
) (
    input supply0 id_0,
    output wand id_1
    , id_13,
    output tri id_2,
    output uwire id_3,
    input supply0 _id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 _id_11
);
  logic [id_11 : id_4] id_14 = 1 == 1;
  assign id_1 = id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_14
  );
  assign modCall_1.id_2 = 0;
  xnor primCall (id_6, id_0, id_14, id_9, id_13, id_5, id_7, id_10, id_8);
endmodule
