module full_subtractor_tb;
  reg a,b,bin;
  wire d,bout;
  full_subtractor fs(a,b,bin,d,bout);
  initial begin;
    $monitor("At time=%0t: a=%b,b=%b,bin=%b,d=%b,bout=%b",$time a,b,bin,d,bout);
    $dumpfile("full_subtractor.vcd");
    $dumpvars;
    a=0;b=0;bin=0;
    a=0;b=0;bin=1;
    a=0;b=1;bin=0;
    a=0;b=1;bin=1;
    a=1;b=0;bin=0;
    a=1;b=0;bin=1;
    a=1;b=1;bin=0;
    a=1;b=1;bin=1;
    #10;
    $finish;
  end
endmodule
  
