[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OPA2376AIDR production of TEXAS INSTRUMENTS from the text:Population\n2.5/c452.5 5.0/c455.0 7.5/c457.510.0/c4510.0 12.5/c4512.5 15.0/c4515.0 17.5/c4517.5 20.0/c4520.0 22.5/c4522.5 25.0/c4525.0\nOffset Voltage ( V) /c1090\nVoltage Noise (nV/ )/c214Hz\n1 10100\n10\n1\nFrequency (Hz)100k 100 1k 10k\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nOPAx376 Low-Noise, LowQuiescent Current, Precision Operational Amplifier\ne-trim Series\n1Features 3Description\nThe OPA376 family represents anew generation of\n1•Low Noise: 7.5nV/√Hzat1kHz\nlow-noise operational amplifiers with e-trim ™,offering•0.1Hzto10HzNoise: 0.8μVPP outstanding dcprecision andacperformance. Rail-to-\n•Quiescent Current: 760μA(typical) railinput and output, lowoffset (25μV,maximum),\nlownoise (7.5 nV/√Hz), quiescent current of950μA •Low Offset Voltage: 5μV(typ)\n(maximum), anda5.5-MHz bandwidth make thispart•Gain Bandwidth Product: 5.5MHzvery attractive foravariety ofprecision and portable•Rail-to-Rail Input andOutputapplications. Inaddition, thisdevice hasareasonably\nwide supply range with excellent PSRR, making it •Single-Supply Operation\nattractive forapplications that run directly from•Supply Voltage: 2.2Vto5.5Vbatteries without regulation.•Space-Saving Packages:\nThe OPA376 (single version) isavailable in–SC70, SOT-23, DSBGA, VSSOP, TSSOPMicro SIZE SC70-5, SOT-23-5, and SOIC-8\npackages. The OPA2376 (dual) isoffered inthe2ApplicationsDSBGA-8, VSSOP-8, and SOIC-8 packages. The\nOPA4376 (quad) isoffered inaTSSOP-14 package. •ADC Buffer\nAllversions arespecified foroperation from –40°Cto•Audio Equipment+125 °C.•Medical Instrumentation\n•Handheld Test Equipment Device Information(1)\n•Active Filtering PART NUMBER PACKAGE BODY SIZE (NOM)\nSOIC (8) 4.90 mm×3.91 mm •Sensor Signal Conditioning\nOPA376 SOT-23 (5) 2.90 mm×1.60 mm\nSC70 (5) 2.00 mm×1.25 mm\nSOIC (8) 4.90 mm×3.91 mm\nOPA2376 VSSOP (8) 3.00 mm×3.00 mm\nDSBGA (8) 1.30 mm×2.30 mm\nOPA4376 TSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nInput Noise Voltage Spectral Density Offset Voltage Production Distribution\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ........................................ 16 1Features .................................................................. 1\n8Application andImplementation ........................ 17 2Applications ........................................................... 1\n8.1 Application Information ............................................ 17 3Description ............................................................. 1\n8.2 Typical Application ................................................. 204Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 215PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 216Specifications ......................................................... 6\n10.1 Layout Guidelines ................................................. 216.1 Absolute Maximum Ratings ...................................... 6\n10.2 Layout Example .................................................... 226.2 ESD Ratings .............................................................. 6\n11Device andDocumentation Support ................. 23 6.3 Recommended Operating Conditions ....................... 6\n11.1 Device Support ...................................................... 23 6.4 Thermal Information: OPA376 .................................. 7\n11.2 Related Documentation ....................................... 23 6.5 Thermal Information: OPA2376 ................................ 7\n11.3 Related Links ........................................................ 24 6.6 Thermal Information: OPA4376 ................................ 7\n11.4 Community Resources .......................................... 24 6.7 Electrical Characteristics .......................................... 8\n11.5 Trademarks ........................................................... 24 6.8 Typical Characteristics ............................................ 10\n11.6 Electrostatic Discharge Caution ............................ 247Detailed Description ............................................ 14\n11.7 Glossary ................................................................ 247.1 Overview ................................................................. 14\n12Mechanical, Packaging, andOrderable 7.2 Functional Block Diagram ....................................... 14\nInformation ........................................................... 257.3 Feature Description ................................................. 14\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(March 2013) toRevision G Page\n•Added ESD Ratings ,Thermal Information ,Recommended Operating Conditions ,Power Supply Recommendations ,\nandDevice andDocumentation Support sections; existing sections may have moved ........................................................ 1\n•Changed WCSP toDSBGA andMSOP toVSSOP throughout data sheet ........................................................................... 1\n•Changed dimensions shown inYZD package pinout figure ................................................................................................... 4\nChanges from Revision E(January 2013) toRevision F Page\n•Changed unit(typo) forQuiescent Current feature bullet....................................................................................................... 1\n•Changed TSSOP-14 pinout forOPA4376 .............................................................................................................................. 5\nChanges from Revision D(August 2010) toRevision E Page\n•Changed rail-to-rail feature bullet toshow input andoutput ................................................................................................... 1\n•Changed description texttoshow rail-to-rail input andoutput ............................................................................................... 1\nChanges from Revision C(October 2008) toRevision D Page\n•Updated format ofElectrical Characteristics table ................................................................................................................. 8\n•Updated Figure 11................................................................................................................................................................ 11\n2 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\n1\n2\n3\n48\n7\n6\n5NC(1)\nV+\nOUT\nNC(1)NC(1)\n/c45IN\n+IN\nV/c45/c45\n+\n1\n2\n35\n4V+\nOUT+IN\nV/c45\n/c45IN\n1\n2\n35\n4V+\n/c45INOUT\nV/c45\n+IN\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nOPA376: DBV PackageOPA376: DCK Package5-Pin SOT235-Pin SC70-5TopViewTopView\nOPA376: DPackage\n8-Pin SOIC\nTopView\n(1) NCdenotes nointernal connection.\nPinFunctions: OPA376\nPIN\nI/O DESCRIPTION\nNAME DBV DCK D\n+IN 3 1 3 I Input signal+\n–IN 4 3 2 I Input signal–\nNC — — 1,5,8 — Noconnection\nOUT 1 4 6 O Output signal\nV+5 5 7 — Supply voltage+\nV–2 2 4 — Supply voltage–\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: OPA376 OPA2376 OPA4376\nD2\nC2\nB2\nA2D1\nC1\nB1\nA1+IN B\n/c45IN B\nOUT B\nV+V/c45\n+IN A\n/c45IN A\nOUT A\n1.14 mm\n1.08 mm2.178 mm\n2.118 mm\n(Bump-Side Down)\n1\n2\n3\n48\n7\n6\n5V+\nOUT□B\n/c45IN□B\n+IN□BOUT□A\n/c45IN□A\n+IN□A\nV/c45\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nOPA2376: DandDGK Packages OPA2376: YZD Package\n8-Pin SOIC and8-Pin VSSOP 8-Pin DSBGA\nTopView TopView\nPinFunctions: OPA2376\nPIN\nI/O DESCRIPTION DANDNAME YZDDGK\n+INA 3 C1 I Input signal A+\n–INA 2 B1 I Input signal A–\n+INB 5 D2 I Input signal B+\n–INB 6 C2 I Input signal B–\nOUT A 1 A1 O Output signal A\nOUT B 7 B2 O Output signal B\nV+8 A2 — Supply voltage+\nV–4 D1 — Supply voltage–\n4 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\n1\n2\n3\n414\n13\n12\n11OUT□D\n/c45IN□D\n+IN□D\nV/c45OUT□A\n/c45IN□A\n+IN□A\nV+\n5\n6\n710\n9\n8+IN□C\n/c45IN□C\nOUT□C+IN□B\n/c45IN□B\nOUT□B\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nOPA4376: PWPackage\n14-Pin TSSOP\nTopView\nPinFunctions: OPA4376\nPIN\nI/O DESCRIPTION\nNAME PW\n+INA 3 I Input signal A+\n–INA 2 O Input signal A–\n+INB 5 I Input signal B+\n–INB 6 O Input signal B–\n+INC 10 I Input signal C+\n–INC 9 O Input signal C–\n+IND 12 I Input signal D+\n–IND 13 O Input signal D–\nOUT A 1 O Output signal A\nOUT B 7 O Output signal B\nOUT C 8 O Output signal C\nOUT D 14 O Output signal D\nV+4 — Supply voltage+\nV–11 — Supply voltage–\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply, VS=(V+)–(V–) 7 V\nVoltage\nSignal input pin(2)(V–)–0.5 (V+)+0.5 V\nSignal input pin(2)–10 10 mA\nCurrent\nOutput short-circuit(3)Continuous\nOperating range, TA –40 150\nTemperature Junction, TJ 150 °C\nStorage, Tstg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Input terminals arediode-clamped tothepower-supply rails. Input signals thatcanswing more than 0.5Vbeyond thesupply rails should\nbecurrent limited to10mAorless.\n(3) Short-circuit toground, oneamplifier perpackage.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001,±4000allpins(1)\nV(ESD) Electrostatic discharge Charged device model (CDM), perJEDEC specification V±1000JESD22-C101, allpins(2)\nMachine model ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\n(V+)–(V–)Supply voltage 2.2(±1.1) 5.5(±2.75) V\nTA Operating temperature –40 150 °C\n6 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\n6.4 Thermal Information: OPA376\nOPA376\nTHERMAL METRIC(1)DBV (SOT-23) DCK (SC70) D(SOIC) UNIT\n5PINS 5PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 273.8 267.0 100.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 126.8 80.9 42.4 °C/W\nRθJB Junction-to-board thermal resistance 85.9 54.8 41.0 °C/W\nψJT Junction-to-top characterization parameter 10.9 1.2 4.8 °C/W\nψJB Junction-to-board characterization parameter 84.9 54.1 40.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Thermal Information: OPA2376\nOPA2376\nTHERMAL METRIC(1)D(SOIC) DGK (VSSOP) YZD (DSBGA) UNIT\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 111.1 171.2 119.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 54.7 63.9 0.6 °C/W\nRθJB Junction-to-board thermal resistance 51.7 92.8 27.6 °C/W\nψJT Junction-to-top characterization parameter 10.5 9.2 4.0 °C/W\nψJB Junction-to-board characterization parameter 51.2 91.2 27.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.6 Thermal Information: OPA4376\nOPA4376\nTHERMAL METRIC(1)PW UNIT\n14PINS\nRθJA Junction-to-ambient thermal resistance 107.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 29.6 °C/W\nRθJB Junction-to-board thermal resistance 52.6 °C/W\nψJT Junction-to-top characterization parameter 1.5 °C/W\nψJB Junction-to-board characterization parameter 51.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n6.7 Electrical Characteristics\nAtTA=25°C,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOFFSET VOLTAGE\nVOS Input offset voltage 5 25 μV\nTA=–40°Cto+85°C 0.26 1μV/°CInput offset voltage versusdVOS/dTtemperatureTA=–40°Cto+125 °C 0.32 2μV/°C\n5 20μV/V TA=25°C,VS=2.2Vto5.5V,VCM<(V+)–1.3V\nInput offset voltage versusPSRRTA=–40°Cto+125 °C, power supply5 μV/VVS=2.2Vto5.5V,VCM<(V+)–1.3V\nChannel separation, dc0.5 mV/V(dual, quad)\nINPUT BIAS CURRENT\nTA=25°C 0.2 10 pA\nIB Input bias current\nTA=–40°Cto+125 °C SeeTypical Characteristics pA\nIOS Input offset current 0.2 10 pA\nNOISE\nInput voltage noise f=0.1Hzto10Hz 0.8 μVPP\nen Input voltage noise density f=1kHz 7.5 nV/√Hz\nin Input current noise f=1kHz 2 fA/√Hz\nINPUT VOLTAGE RANGE\nCommon-mode voltageVCM V (V–)–0.1 (V+)+0.1range\nCommon-mode rejectionCMRR 76 90 dB (V–)<VCM<(V+)–1.3Vratio\nINPUT CAPACITANCE\nDifferential 6.5 pF\nCommon-mode 13 pF\nOPEN-LOOP GAIN\n120 134 dB 50mV<VO<(V+)–50mV, RL=10kΩ\nAOL Open-loop voltage gain\n120 126 dB 100mV<VO<(V+)–100mV, RL=2kΩ\nFREQUENCY RESPONSE CL=100pF,VS=5.5V\nGBW Gain-bandwidth product 5.5 MHz\nSR Slew rate G=1 2 V/μs\nTo0.1%, 2-Vstep ,G=1 1.6 μs\ntS Settling time\nTo0.01%, 2-Vstep ,G=1 2 μs\nOverload recovery time VIN×gain >VS 0.33 μs\nTotal harmonic distortion +THD+N VO=1VRMS,G=1,f=1kHz, RL=10kΩ 0.00027%noise\n8 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nElectrical Characteristics (continued)\nAtTA=25°C,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT\nSC70-5, SOT23-5, SO-8,\nVSSOP-8, andTSSOP-14 10 20 mV\nTA=25°C,RL=10kΩ packages only\nDSBGA package only 20 30 mV\nTA=–40°Cto+125 °C,RL=10kΩ 40 mVVoltage output swing from\nrailSC70-5, SOT23-5, SO-8,\nVSSOP-8, andTSSOP-14 40 50 mV\nTA=25°C,RL=2kΩ packages only\nDSBGA package only 50 60 mV\nTA=–40°Cto+125 °C,RL=2kΩ 80 mV\nISC Short-circuit current +30, –50 mA\nCLOAD Capacitive load drive SeeTypical Characteristics\nOpen-loop outputRO 150 Ωimpedance\nPOWER SUPPLY\nVS Specified voltage range 2.2 5.5 V\nOperating voltage range 2to5.5 V\n760 950 μA TA=25°C,IO=0,VS=5.5V,VCM<(V+)–1.3V Quiescent current perIQamplifierTA=–40°Cto+125 °C 1 mA\nTEMPERATURE\nSpecified range –40 125 °C\nOperating range –40 150 °C\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: OPA376 OPA2376 OPA4376\nVoltage□Noise□(nV/ )/c214Hz\n1 10100\n10\n1\nFrequency□(Hz)100k 100 1k 10k\nTotal□Harmonic□Distortion□+□Noise□(%)\n10 1001\n0.1\n0.01\n0.001\n0.0001\nFrequency□(Hz)100k 1k 10kV =□5V,□V =□2V,□V =□1VS CM OUT RMS\nGain□=□10V/V\nGain□=□1V/V\n500nV/div\n1s/div\nOpen-Loop□Gain□and□PSRR□(dB)\n/c4550 /c4525160\n140\n120\n100\n80\nT emperature□( C) /c176150 50 100 0 25 75 125Open-Loop□Gain□(R =□2 ) k /c87L\nPower-Supply□Rejection□Ratio\n(V =□2.1V□to□5.5V)S\nOpen-Loop□Gain□(dB)\n0.1160\n140\n120\n100\n80\n60\n40\n20\n0\n/c4520Phase□Margin□( ) /c1760\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n/c45140\n/c45160\n/c45180\nFrequency□(Hz)10M 1 100k 10 100 1k 10k 1MGain\nPhase\nPower-Supply□Rejection□Ratio□(dB)\n10120\n100\n80\n60\n40\n20\n0\nFrequency□(Hz)10M 100k 100 1k 10k 1MV(+) Power-Supply□Rejection□Ratio\nV( )/c45Power-Supply□Rejection□RatioCommon-Mode\nRejection□Ratio\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n6.8 Typical Characteristics\nAtTA=25°C,VS=5V,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nFigure 2.Power-Supply andCommon-Mode Rejection Ratio Figure 1.Open-Loop Gain andPhase vsFrequency\nvsFrequency\nFigure 3.Open-Loop Gain andPower-Supply Rejection Figure 4.0.1-Hz to10-Hz Input Voltage Noise\nRatio vsTemperature\nFigure 5.Input Voltage Noise Spectral Density Figure 6.Total Harmonic Distortion +Noise vsFrequency\n10 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nInput Bias Current (pA)\n/c4550 /c4525\nT emperature ( C) /c176150 50 100 0 25 75 1251000\n900\n800\n700\n600\n500\n400\n300\n200\n100\n0\nOutput□Voltage□(V)\n03\n2\n1\n0\n/c451\n/c452\n/c453\nOutput□Current□(mA)80 10 60 20 30 40 50 70+150 C /c176 +125 C /c176 +25 C/c176 /c45 /c17640 CV = 2.75S/c177\nQuiescent□Current□( A)/c109\n2.0 2.51000\n900\n800\n700\n600\n500Short-Circuit□Current□(mA)50\n40\n30\n20\n10\n0\nSupply□Voltage□(V)5.5 3.0 3.5 4.0 4.5 5.0ISC+\nIQ\nShort-Circuit□Current□(mA)\n/c4550 /c452575\n50\n25\n0\n/c4525\n/c4550\n/c4575\n/c45100\nT emperature□( C) /c176150 50 100 0 25 75 125V = 2.75VS/c177\nISC+\nISC/c45\nQuiescent□Current□( A)/c109\n/c4550 /c45251000\n900\n800\n700\n600\n500\nT emperature□( C) /c176150 50 100 0 25 75 125\nCommon-Mode□Rejection□Ratio□(dB)\n/c4550 /c4525110\n100\n90\n80\n70\n60\n50\nT emperature□( C) /c176150 50 100 0 25 75 125\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nAtTA=25°C,VS=5V,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nFigure 7.Common-Mode Rejection Ratio vsTemperature Figure 8.Quiescent Current vsTemperature\nFigure 10.Short-Circuit Current vsTemperature Figure 9.Quiescent andShort-Circuit Current vsSupply\nVoltage\nFigure 12.Output Voltage vsOutput Current Figure 11.Input Bias Current vsTemperature\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: OPA376 OPA2376 OPA4376\n50mV/div\nTime□(400ns/div)G□=□+1\nR =□10k\nC/c87\n=□50pFL\nL\n1V/div\nTime□(2 s/div) /c109G□=□+1\nR =□2k /c87\nC =□50pFL\nL\nOutput□Voltage□(V )PP\n1k6\n5\n4\n3\n2\n1\n0\nFrequency□(Hz)10M 100k 10k 1MV =□5.5VS\nV =□5VS\nV =□2.5VS\nSmall-Signal□Overshoot□(%)\n1050\n40\n30\n20\n10\n0\nLoad□Capacitance□(pF)1k 100G□=□+1V/V\nPopulation\n2.5/c452.5 5.0/c455.0 7.5/c457.510.0/c4510.0 12.5/c4512.5 15.0/c4515.0 17.5/c4517.5 20.0/c4520.0 22.5/c4522.5 25.0/c4525.0\nOffset□Voltage□( V) /c1090\nPopulation\n1.1 0.9 1.2 0.8 1.3 0.7 1.4 0.6 1.5 0.5 1.6 0.4 1.7 0.3 1.8 0.2 1.9 0.1 2.00\n/c189 /c176 /c189 Offset□Voltage□Drift ( V/ C) /c1091.0\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nAtTA=25°C,VS=5V,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nFigure 14.Offset Voltage Drift Production Distribution Figure 13.Offset Voltage Production Distribution\n(–40°Cto125°C)\nFigure 15.Maximum Output Voltage vsFrequency Figure 16.Small-Signal Overshoot vsLoad Capacitance\nFigure 17.Small-Signal Pulse Response Figure 18.Large-Signal Pulse Response\n12 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOpen-Loop□Output□Resistance□( )/c87\n101k\n100\n10\n1\n0.1\nFrequency□(Hz)10M 1k 100 10k 100k 1M400 A□Load/c109\n2mA□Load\nSettling□Time□( s)/c109\n1100\n10\n1\n0.1\nClosed-Loop□Gain□(V/V)100 100.01%\n0.1%\nChannel□Separation□(dB)\n10140\n120\n100\n80\n60\n40\n0\nFrequency□(Hz)100M 1k 100 10M 10k 100k 1M20\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nAtTA=25°C,VS=5V,RL=10kΩconnected toVS/2,VCM=VS/2,andVOUT=VS/2,unless otherwise noted.\nFigure 20.Channel Separation vsFrequency Figure 19.Settling Time vsClosed-Loop Gain\nFigure 21.Open-Loop Output Resistance vsFrequency\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: OPA376 OPA2376 OPA4376\n\x08\ne-trim POROUTV+\nV--IN\n+INOPAx376\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nTheOPA376 family belongs toanew generation oflow-noise operational amplifiers withe-trim ,giving customers\noutstanding dcprecision andacperformance. Low noise, rail-to-rail input andoutput, andlowoffset, drawing a\nlowquiescent current, make these devices ideal foravariety ofprecision andportable applications. Inaddition,\nthisdevice hasawide supply range with excellent PSRR, making itasuitable option forapplications that are\nbattery-powered without regulation.\n7.2 Functional Block Diagram\n7.3 Feature Description\nTheOPAx376 family ofprecision amplifiers offers excellent dcperformance aswellasexcellent acperformance.\nOperating from asingle power-supply theOPAx376 iscapable ofdriving large capacitive loads, hasawide input\ncommon-mode voltage range, and iswell-suited todrive theinputs ofSAR ADCs aswell as24-bit and higher\nresolution converters. Including internal ESD protection, theOPAx376 family isoffered inavariety ofindustry-\nstandard packages, including awafer chip-scale package forapplications thatrequire space savings.\n7.3.1 Operating Voltage\nTheOPA376 family ofamplifiers operates over apower-supply range of2.2Vto5.5V(±1.1Vto±2.75 V).Many\nofthespecifications apply from –40°Cto+125 °C.Parameters thatcanexhibit significant variance with regard to\noperating voltage ortemperature arepresented intheTypical Characteristics .\n7.3.2 Input Offset Voltage andInput Offset Voltage Drift\nThe OPAx376 family ofoperational amplifiers ismanufactured using TI\'se-trim technology. Each amplifier is\ntrimmed inproduction, thereby minimizing errors associated with input offset voltage andinput offset voltage drift.\nThe e-trim technology isaTIproprietary method oftrimming internal device parameters during either wafer\nprobing orfinal testing.\n7.3.3 Capacitive Load andStability\nTheOPA376 series ofamplifiers may beused inapplications where driving acapacitive load isrequired. Aswith\nallopamps, there may bespecific instances where theOPAx376 canbecome unstable, leading tooscillation.\nThe particular opamp circuit configuration, layout, gain, andoutput loading aresome ofthefactors toconsider\nwhen establishing whether anamplifier willbestable inoperation. Anopamp intheunity-gain (+1-V/V) buffer\nconfiguration anddriving acapacitive load exhibits agreater tendency tobeunstable than anamplifier operated\natahigher noise gain. The capacitive load, inconjunction with theopamp output resistance, creates apole\nwithin thefeedback loop thatdegrades thephase margin. Thedegradation ofthephase margin increases asthe\ncapacitive loading increases.\n14 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nInput□Offset□Voltage□(mV)\n/c450.53\n2\n1\n0\n/c451\n/c452\n/c453\nInput□Common-Mode□Voltage□(V)6.0 00.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5/c43V/c45V\n10 to/c87\n20/c87V+\nVINVOUTRS\nRLCLOPA376\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nFeature Description (continued)\nTheOPAx376 inaunity-gain configuration candirectly drive upto250pFofpure capacitive load. Increasing the\ngain enhances theability oftheamplifier todrive greater capacitive loads; see thetypical characteristic\nFigure 16.Inunity-gain configurations, capacitive load drive canbeimproved byinserting asmall (10-Ωto20-Ω)\nresistor, RS,inseries with theoutput, asshown inFigure 22.This resistor significantly reduces ringing while\nmaintaining dcperformance forpurely capacitive loads. However, ifthere isaresistive load inparallel with the\ncapacitive load, avoltage divider iscreated, introducing again error attheoutput andslightly reducing theoutput\nswing. The error introduced isproportional totheratio RS/RL,andisgenerally negligible atlowoutput current\nlevels.\nFigure 22.Improving Capacitive Load Drive\n7.3.4 Common-Mode Voltage Range\nThe input common-mode voltage range oftheOPA376 series extends 100 mVbeyond thesupply rails. The\noffset voltage oftheamplifier isvery low, from approximately (V–)to(V+)–1V,asshown inFigure 23.Theoffset\nvoltage increases ascommon-mode voltage exceeds (V+)–1V.Common-mode rejection isspecified from (V–)to\n(V+)–1.3V.\nFigure 23.Offset andCommon-Mode Voltage\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: OPA376 OPA2376 OPA4376\n5k/c87OPA37610mA□maxV+\nVINVOUTIOVERLOAD\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\n7.3.5 Input andESD Protection\nTheOPA376 family incorporates internal electrostatic discharge (ESD) protection circuits onallpins. Inthecase\nofinput andoutput pins, thisprotection primarily consists ofcurrent steering diodes connected between theinput\nand power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, aslong\nasthecurrent islimited to10mAasstated intheAbsolute Maximum Ratings .Figure 24shows how aseries\ninput resistor may beadded tothedriven input tolimit theinput current. The added resistor contributes thermal\nnoise attheamplifier input anditsvalue should bekept toaminimum innoise-sensitive applications.\nFigure 24.Input Current Protection\n7.4 Device Functional Modes\nThe OPAx376 hasasingle functional mode and isoperational when thepower-supply voltage isgreater than\n2.2V(±1.1V).Themaximum power supply voltage fortheOPAx376 is5.5V(±2.75 V).\n16 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nC1\n100nFR2\n10k/c87\nR1\n1k/c87+5V\nVOUT\nVIN\nV =□2.5VCMOPA376\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe OPA376 family ofoperational amplifiers isbuilt using e-trim ,aproprietary technique inwhich offset voltage\nisadjusted during thefinal steps ofmanufacturing. This technique compensates forperformance shifts thatcan\noccur during themolding process. Through e-trim ,theOPA376 family delivers excellent offset voltage (5μV,\ntypical). Additionally, theamplifier boasts afast slew rate, lowdrift, lownoise, and excellent PSRR and AOL.\nThese 5.5-MHz CMOS opamps operate on760-μA(typical) quiescent current.\n8.1.1 Basic Amplifier Configurations\nTheOPA376 family isunity-gain stable. Itdoes notexhibit output phase inversion when theinput isoverdriven. A\ntypical single-supply connection isshown inFigure 25.The OPA376 isconfigured asabasic inverting amplifier\nwith again of–10V/V. This single-supply connection hasanoutput centered onthecommon-mode voltage, VCM.\nForthecircuit shown, thisvoltage is2.5V,butmay beanyvalue within thecommon-mode input voltage range.\nFigure 25.Basic Single-Supply Connection\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: OPA376 OPA2376 OPA4376\nC1\n0.1 F/c109\nR\n100/c871(1)+5V\nVINADS8327\nLow□Power\n16-Bit\n500kSPSC3(1)\n1.2nF\nC4\n100nF+5VREF□IN/c45IN+IN\nREF5040\n4.096V+5V\nOPA376\nC1\n1nFC\n150pF2R3\n5.49k /c87\nR1\n5.49k /c87R2\n12.4k /c87V+\nVOUT\nVINOPA376\n(V+)/2\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nApplication Information (continued)\n8.1.2 Active Filtering\nThe OPA376 series iswell-suited forfilter applications requiring awide bandwidth, fast slew rate, low-noise,\nsingle-supply operational amplifier. Figure 26shows a50-kHz, 2nd-order, low-pass filter. The components have\nbeen selected toprovide amaximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is\n–40dB/decade. TheButterworth response isideal forapplications requiring predictable gain characteristics such\nastheanti-aliasing filter used ahead ofananalog-to-digital converter (ADC).\nFigure 26.Second-Order, Butterworth, 50-kHz, Low-Pass Filter\n8.1.3 Driving anAnalog-to-Digital Converter\nThe lownoise and wide gain bandwidth oftheOPA376 family make itanideal driver forADCs. Figure 27\nillustrates theOPA376 driving anADS8327 ,a16-bit, 250-kSPS converter. Theamplifier isconnected asaunity-\ngain, non-inverting buffer.\n(1) Suggested value; may require adjustment based onspecific application.\nFigure 27.Driving anADS8327\n18 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nC3\n33pF\nV+\nGND31 8\n4567\n/c45IN+IN\n2C2DCLOCK\nSerial\nInterface1000pFR1\n1.5k /c87R4\n20k/c87\nR5\n20k/c87R6\n100k /c87R8\n150k /c87R9\n510k /c87\nR7\n51k/c87\nDOUTVREFV+□=□+2.7V□to□5V\nCS/SHDNC1\n1000pF\nElectret\nMicrophone(1)\nG□=□100Passband□300Hz□to□3kHz\nR3\n1M/c87R2\n1M/c87\nADS7822\n12-Bit□A/D1/2\nOPA2376\n1/2\nOPA2376\n+\n+\n++\n+\n+100/c87\nR6\n100/c87\n1k/c87\n1k/c871/2\nOPA2376\n1/2\nOPA237610/c109F10/c109FC2\n33 F/c109\n10 F/c10910k/c87\n+R1\n2.7k /c87\nR9\n4.7k /c87R8\n4.7k /c8733 F/c109D1\n5.1V\n2\nR7\n100/c87C3\n33 F/c10932\n3\n1 1RGR10\n6.8k /c87R11\n6.8k /c87\n3.3k /c87 3.3k /c87Phantom□Power\n(Provides□power□source□for□microphone)\n48V\n1 F/c109\nINA163\n/c4515V+15VMicrophone\nT ypical□microphone□input□circuit□used□in□mixing□consoles.Low-level□differential□audio□signal\nis□transmitted□differentially□on□the\nsame□cable□as□power□to□the□microphone.Panasonic\nWM-034CY\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nApplication Information (continued)\n8.1.4 Phantom-Powered Microphone\nThecircuit shown inFigure 28depicts how aremote microphone amplifier canbepowered byaphantom source\nontheoutput side ofthesignal cable. The cable serves double duty, carrying both thedifferential output signal\nfrom anddcpower tothemicrophone amplifier stage.\nAnOPA2376 serves asasingle-ended input toadifferential output amplifier with a6-dB gain. Common-mode\nbias forthetwoopamps isprovided bythedcvoltage developed across theelectret microphone element. A\n48-V phantom supply isreduced to5.1Vbytheseries 6.8-kΩresistors ontheoutput side ofthecable, andthe\n4.7-kΩresistor andzener diode ontheinput side ofthecable. ACcoupling blocks thedifferent dcvoltage levels\nfrom each other oneach endofthecable.\nAnINA163 instrumentation amplifier provides differential inputs andreceives thebalanced audio signals from the\ncable. TheINA163 gain may besetfrom 0dBto80dBbyselecting theRGvalue. TheINA163 circuit istypical of\ntheinput circuitry used inmixing consoles.\nFigure 28.Phantom-Powered Electret Microphone\n(1)Electret microphone powered byR1.\nFigure 29.OPA2376 asaSpeech Bandpass-Filtered, Data Acquisition System\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: OPA376 OPA2376 OPA4376\n\x0b \x0c4\n1\nC 3 4 2 5RGainR\n1f 1R R C C2S \n \n\x0b \x0c\x0b \x0c\x0b \x0c1 3 2 5\n2\n2 1 3 4 3 4 2 51RR C C OutputsInput s s C 1R 1R 1R 1R R C C\x10 \n\x0e \x0e \x0e \x0e\n+±\nOPA376Output\nInputR1\n590 \r\x03R4\n2.94 k\r\x03\nR3\n499 \r\x03\nC2\n39 nF C5\n1 nF \nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n8.2 Typical Application\nLow-pass filters arecommonly employed insignal processing applications toreduce noise andprevent aliasing.\nThe OPA376 isideally suited toconstruct high-speed, high-precision active filters. Figure 30shows asecond-\norder, low-pass filter commonly encountered insignal processing applications.\nFigure 30.Typical Application Schematic\n8.2.1 Design Requirements\nUse thefollowing parameters forthisdesign example:\n•Gain =5V/V(inverting gain)\n•Low-pass cutoff frequency =25kHz\n•Second-order Chebyshev filter response with 3-dB gain peaking inthepassband\n8.2.1.1 Detailed Design Procedure\nThe infinite-gain multiple-feedback circuit foralow-pass network function isshown inFigure 30.Use Equation 1\ntocalculate thevoltage transfer function.\n(1)\nThis circuit produces asignal inversion. Forthiscircuit, thegain atdcand thelow-pass cutoff frequency are\ncalculated byEquation 2:\n(2)\nSoftware tools arereadily available tosimplify filter design. WEBENCH ®Filter Designer isasimple, powerful,\nand easy-to-use active filter design program. The WEBENCH Filter Designer letsyou create optimized filter\ndesigns using aselection ofTIoperational amplifiers andpassive components from TI\'svendor partners.\nAvailable asaweb based toolfrom theWEBENCH ®Design Center, WEBENCH ®Filter Designer allows youto\ndesign, optimize, andsimulate complete multistage active filter solutions within minutes.\n20 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nFrequency (Hz)Gain (db)\n-60-40-20020\n100 1k 10k 100k 1M\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\nTypical Application (continued)\n8.2.2 Application Curve\nFigure 31.Low-Pass Filter Transfer Function\n9Power Supply Recommendations\nTheOPAx376 arespecified foroperation from 2.2Vto5.5V(±1.1Vto±2.75 V);many specifications apply from\n–40°Cto+125 °C.Parameters that can exhibit significant variance with regard tooperating voltage or\ntemperature arepresented intheTypical Characteristics .\n10Layout\n10.1 Layout Guidelines\nForbest operational performance ofthedevice, usegood PCB layout practices, including:\n•Noise canpropagate intoanalog circuitry through thepower pins ofthecircuit asawhole, and theop\namp itself. Bypass capacitors canreduce thecoupled noise byproviding low-impedance power sources\nlocal totheanalog circuitry.\n–Connect low-ESR, 0.1-µFceramic bypass capacitors between each supply pinandground, placed as\nclose tothedevice aspossible. Asingle bypass capacitor from V+toground isapplicable forsingle-\nsupply applications.\n•Separate grounding foranalog and digital portions ofcircuitry isone ofthesimplest and most effective\nmethods ofnoise suppression. One ormore layers onmultilayer PCBs areusually devoted toground\nplanes. Aground plane helps distribute heat, and reduces EMI noise pickup. Physically separate the\ndigital and analog grounds, paying attention totheflow oftheground current. For more detailed\ninformation refer toCircuit Board Layout Techniques ,SLOA089 .\n•Toreduce parasitic coupling, runtheinput traces asfaraway from thesupply oroutput traces as\npossible. Ifthese traces cannot bekept separate, crossing thesensitive trace perpendicular isbetter than\nopposed toinparallel with thenoisy trace.\n•Place theexternal components asclose tothedevice aspossible. Asshown inFigure 32,keeping RF\nandRGclose totheinverting input minimizes parasitic capacitance.\n•Keep thelength oftheinput traces asshort aspossible. The input traces arethemost sensitive part of\nthecircuit.\n•Consider adriven, low-impedance guard ring around thecritical traces. Aguard ring can significantly\nreduce leakage currents from nearby traces thatareatdifferent potentials.\n•Clean thePCB following board assembly forbest performance.\n•Any precision-integrated circuit may experience performance shifts due tomoisture ingress into the\nplastic package. Following any aqueous PCB cleaning process, bake thePCB assembly toremove\nmoisture introduced into thedevice packaging during thecleaning process. Alow-temperature, post-\ncleaning bake at85°Cfor30minutes issufficient formost circumstances.\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: OPA376 OPA2376 OPA4376\nN/C\n±IN\n+IN\nV±V+\nOUTPUTN/C\nN/CVS+\nGND\nVS±GND\nGround (GND) plane on another layer VOUTVINGNDRun the input traces\nas far away from\nthe supply lines\nas possible\nUse low-ESR, ceramic \nbypass capacitorRF\nRGPlace components \nclose to device and to \neach other to reduce \nparasitic errors   + VIN\nVOUT RG\nRF\n(Schematic Representation)\nUse low-ESR, \nceramic bypass \ncapacitor\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\nLayout Guidelines (continued)\n10.1.1 Photosensitivity\nAlthough theOPA2376YZD package hasaprotective backside coating thatreduces theamount oflight exposure\nonthedie,unless fully shielded, ambient light canreach theactive region ofthedevice. Input bias current forthe\npackage isspecified intheabsence oflight. Depending ontheamount oflight exposure inagiven application, an\nincrease inbias current, andpossible increases inoffset voltage, should beexpected. Fluorescent lighting may\nintroduce noise orhum because ofthetime-varying light output. Best layout practices include end-product\npackaging thatprovides shielding from possible light sources during operation.\n10.2 Layout Example\nFigure 32.Layout Example\n22 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 TINA-TI ™(Free Software Download)\nTINA ™isasimple, powerful, andeasy-to-use circuit simulation program based onaSPICE engine. TINA-TI ™is\nafree, fully-functional version oftheTINA software, preloaded with alibrary ofmacro models inaddition toa\nrange ofboth passive and active models. TINA-TI provides alltheconventional dc,transient, and frequency\ndomain analysis ofSPICE, aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center, TINA-TI offers extensive post-processing\ncapability that allows users toformat results inavariety ofways. Virtual instruments offer theability toselect\ninput waveforms andprobe circuit nodes, voltages, andwaveforms, creating adynamic quick-start tool.\nNOTE\nThese files require thateither theTINA software (from DesignSoft ™)orTINA-TI software\nbeinstalled. Download thefreeTINA-TI software from theTINA-TI folder .\n11.1.1.2 TIPrecision Designs\nTIPrecision Designs areanalog solutions created byTI’sprecision analog applications experts and offer the\ntheory ofoperation, component selection, simulation, complete PCB schematic andlayout, billofmaterials, and\nmeasured performance ofmany useful circuits. TIPrecision Designs are available online at\nhttp://www.ti.com/ww/en/analog/precision-designs/ .\n11.1.1.3 WEBENCH ®Filter Designer\nWEBENCH ®Filter Designer isasimple, powerful, andeasy-to-use active filter design program. TheWEBENCH\nFilter Designer letsyoucreate optimized filter designs using aselection ofTIoperational amplifiers andpassive\ncomponents from TI\'svendor partners.\nAvailable asaweb-based toolfrom theWEBENCH ®Design Center, WEBENCH ®Filter Designer allows youto\ndesign, optimize, andsimulate complete multistage active filter solutions within minutes.\n11.2 Related Documentation\nForrelated documentation, seethefollowing:\nCircuit Board Layout Techniques ,SLOA089 .\nOperational Amplifier Gain stability, Part 3:ACGain-Error Analysis, SLYT383 .\nOperational Amplifier Gain Stability, Part 2:DCGain-Error Analysis, SLYT374 .\nUsing infinite-gain, MFB filter topology infullydifferential active filters, SLYT343 .\nOpAmp Performance Analysis, SBOS054 .\nSingle-Supply Operation ofOperational Amplifiers, SBOA059 .\nTuning inAmplifiers, SBOA067 .\nShelf-Life Evaluation ofLead-Free Component Finishes, SZZA046 .\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA376 ,OPA2376 ,OPA4376\nSBOS406G –JUNE 2007 –REVISED DECEMBER 2015 www.ti.com\n11.3 Related Links\nSee Table 1foralistofquick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nTECHNICAL TOOLS AND SUPPORT ANDPARTS PRODUCT FOLDER SAMPLE AND BUYDOCUMENTS SOFTWARE COMMUNITY\nOPA376 Click here Click here Click here Click here Click here\nOPA2376 Click here Click here Click here Click here Click here\nOPA4376 Click here Click here Click here Click here Click here\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\ne-trim, TINA-TI, E2E, NanoStar, NanoFree aretrademarks ofTexas Instruments.\nTINA, DesignSoft aretrademarks ofDesignSoft, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n24 Submit Documentation Feedback Copyright ©2007 –2015, Texas Instruments Incorporated\nProduct Folder Links: OPA376 OPA2376 OPA4376\nOPA2376YZD\nTop□View\n(bump□side□down)\nNot□to□Scale\nWCSP-8D2\nC2\nB2\nA2D1\nC1\nB1\nA1+IN□B\n/c45IN□B\nOUT□B\nV+V/c45\n+IN□A\n/c45IN A\nOUT□A\nOPA2376YZD\nWCSP-8□Enlarged□Image\nTop□View\n(bump□side□down)\nYMDCGLS\nPackage□Marking□Code:\nYMD□=□year/month/day\nCGL□=□indicates□OPA2376YZD\nS□=□for□engineering□purposes□onlyActual□Size:\nExact□Size:\n1.150mm□x□2.188mm\nOPA376 ,OPA2376 ,OPA4376\nwww.ti.com SBOS406G –JUNE 2007 –REVISED DECEMBER 2015\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nThe OPAx376 arespecified foroperation from 2.2Vto5.5V(±1.1Vto±2.75 V);many specifications apply\nfrom –40°Cto+125 °C.Parameters that canexhibit significant variance with regard tooperating voltage or\ntemperature arepresented intheTypical Characteristics .\nThe OPA2376YZD isalead (Pb)-free, die-level, die-size ballgrid array (DSBGA) package. Unlike devices that\nareinplastic packages, these devices have nomolding compound, lead frame, wire bonds, orleads. Using\nstandard surface-mount assembly procedures, theDSBGA can bemounted toaprinted circuit board (PCB)\nwithout additional underfill. Figure 33andFigure 34detail thepinout andpackage marking. See Application Note\nSBVA017 ,NanoStar ™andNanoFree ™300μmSolder Bump WCSP ,formore detailed information onpackage\ncharacteristics andPCB design.\nFigure 34.Top-View Package Marking\nFigure 33.PinDescription\nCopyright ©2007 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: OPA376 OPA2376 OPA4376\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jan-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA2376AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n2376Samples\nOPA2376AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green Call TI | SN | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 OBBISamples\nOPA2376AIDGKRG4 ACTIVE VSSOP DGK 82500RoHS & Green Call TI Level-2-260C-1 YEAR -40 to 125 OBBISamples\nOPA2376AIDGKT ACTIVE VSSOP DGK 8250RoHS & Green Call TI | SN | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 OBBISamples\nOPA2376AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n2376Samples\nOPA2376AIDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n2376Samples\nOPA2376AIYZDR ACTIVE DSBGA YZD 83000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 OPA2376Samples\nOPA2376AIYZDT ACTIVE DSBGA YZD 8250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 OPA2376Samples\nOPA376AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n376Samples\nOPA376AIDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BUQSamples\nOPA376AIDBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BUQSamples\nOPA376AIDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BUQSamples\nOPA376AIDBVTG4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BUQSamples\nOPA376AIDCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BURSamples\nOPA376AIDCKRG4 ACTIVE SC70 DCK 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BURSamples\nOPA376AIDCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BURSamples\nOPA376AIDCKTG4 ACTIVE SC70 DCK 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BURSamples\nOPA376AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n376Samples\nOPA376AIDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA\n376Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA4376AIPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA4376Samples\nOPA4376AIPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA4376Samples\nOPA4376AIPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA4376Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 5-Jan-2023\n OTHER QUALIFIED VERSIONS OF OPA2376, OPA376, OPA4376 :\n•Automotive : OPA2376-Q1 , OPA376-Q1 , OPA4376-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 31-Dec-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA2376AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2376AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2376AIDGKT VSSOP DGK 8250 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2376AIDGKT VSSOP DGK 8250 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2376AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nOPA2376AIYZDR DSBGA YZD 83000 180.0 8.41.242.290.814.08.0 Q1\nOPA2376AIYZDT DSBGA YZD 8250 180.0 8.41.242.290.814.08.0 Q1\nOPA376AIDBVR SOT-23 DBV 53000 179.0 8.43.23.21.44.08.0 Q3\nOPA376AIDBVR SOT-23 DBV 53000 180.0 8.43.233.171.374.08.0 Q3\nOPA376AIDBVT SOT-23 DBV 5250 180.0 8.43.233.171.374.08.0 Q3\nOPA376AIDBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nOPA376AIDCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nOPA376AIDCKR SC70 DCK 53000 179.0 8.42.22.51.24.08.0 Q3\nOPA376AIDCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nOPA376AIDCKT SC70 DCK 5250 179.0 8.42.22.51.24.08.0 Q3\nOPA376AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 31-Dec-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA4376AIPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 31-Dec-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nOPA2376AIDGKR VSSOP DGK 82500 366.0 364.0 50.0\nOPA2376AIDGKR VSSOP DGK 82500 366.0 364.0 50.0\nOPA2376AIDGKT VSSOP DGK 8250 366.0 364.0 50.0\nOPA2376AIDGKT VSSOP DGK 8250 366.0 364.0 50.0\nOPA2376AIDR SOIC D 82500 356.0 356.0 35.0\nOPA2376AIYZDR DSBGA YZD 83000 182.0 182.0 20.0\nOPA2376AIYZDT DSBGA YZD 8250 182.0 182.0 20.0\nOPA376AIDBVR SOT-23 DBV 53000 213.0 191.0 35.0\nOPA376AIDBVR SOT-23 DBV 53000 202.0 201.0 28.0\nOPA376AIDBVT SOT-23 DBV 5250 223.0 270.0 35.0\nOPA376AIDBVT SOT-23 DBV 5250 213.0 191.0 35.0\nOPA376AIDCKR SC70 DCK 53000 180.0 180.0 18.0\nOPA376AIDCKR SC70 DCK 53000 213.0 191.0 35.0\nOPA376AIDCKT SC70 DCK 5250 180.0 180.0 18.0\nOPA376AIDCKT SC70 DCK 5250 213.0 191.0 35.0\nOPA376AIDR SOIC D 82500 356.0 356.0 35.0\nOPA4376AIPWR TSSOP PW 142000 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 31-Dec-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nOPA2376AID D SOIC 8 75 506.6 8 3940 4.32\nOPA376AID D SOIC 8 75 506.6 8 3940 4.32\nOPA4376AIPW PW TSSOP 14 90 508 8.5 3250 2.8\nPack Materials-Page 4\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC0.625 MAX\n0.35\n0.15\n1.5\nTYP\n0.5  TYP\n0.5  TYP8X 0.350.25B EA\nD\n4219545/A   12/2018DSBGA - 0.625 mm max height YZD0008\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M.2. This drawing is subject to change without notice. BALL A1\nCORNER\nSEATING PLANE\nBALL TYP 0.05 C\nA\n1 2\n0.015 C A BSYMMSYMM\nBCDSCALE  8.000\nD: Max = \nE: Max = 2.178 mm, Min = \n1.14 mm, Min = 2.118 mm\n1.08 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN 0.05 MAX8X ( 0.245)(0.5) TYP\n(0.5) TYP\n(0.245)\nSOLDER MASK\nOPENING(0.245)\nMETAL\n4219545/A   12/2018DSBGA - 0.625 mm max height YZD0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009). SOLDER MASK DETAILS\nNOT TO SCALESYMM\nSYMMC1 2\nA\nB\nD\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 30X\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL SOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nEXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5) TYP(0.5) TYP\n8X ( 0.25) (R0.05) TYP\n4219545/A   12/2018DSBGA - 0.625 mm max height YZD0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM1 2\nCA\nB\nD\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE: 30XMETAL\nTYP\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: OPA2376AIDR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 2.2V to 5.5V
- **Current Ratings**: 
  - Quiescent Current: 760 µA (typical)
- **Power Consumption**: 
  - Operating current of 760 µA at 5.5V
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - SOIC (8 pins), VSSOP (8 pins), DSBGA (8 pins)
- **Special Features**: 
  - Low noise: 7.5 nV/√Hz at 1 kHz
  - Low offset voltage: 5 µV (typical)
  - Rail-to-rail input and output
  - Gain bandwidth product: 5.5 MHz
  - E-trim technology for precision
- **Moisture Sensitive Level (MSL)**: 
  - Level 2, 260°C, 1 year (JEDEC J-STD-020E)

#### Description:
The OPA2376AIDR is a dual low-noise operational amplifier from Texas Instruments, part of the OPA376 family. It features rail-to-rail input and output, making it suitable for a wide range of applications where high precision and low power consumption are critical. The device is designed using e-trim technology, which minimizes input offset voltage and drift, ensuring high accuracy in signal amplification.

#### Typical Applications:
- **ADC Buffering**: The OPA2376 is ideal for buffering signals before they are fed into analog-to-digital converters (ADCs), ensuring that the ADC receives a clean and stable signal.
- **Audio Equipment**: Its low noise characteristics make it suitable for audio applications, including preamplifiers and active filters.
- **Medical Instrumentation**: The precision and low power consumption make it suitable for portable medical devices.
- **Sensor Signal Conditioning**: It can be used to amplify signals from various sensors, ensuring accurate readings in measurement systems.
- **Active Filtering**: The OPA2376 can be configured in active filter designs, providing high-speed and high-precision filtering for signal processing applications.

This operational amplifier is particularly well-suited for battery-powered applications due to its low quiescent current and wide supply voltage range, making it a versatile choice for engineers designing precision analog circuits.