// Seed: 346354549
module module_0;
  uwire id_1;
  assign id_1 = -1'b0;
  logic id_2, id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd82
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : id_3] id_4;
  ;
  assign id_4 = -1;
  wire id_5 = id_1;
  logic [~  1 : 1] id_6;
  ;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  tri0 id_7 = 1'h0 - id_2;
  `define pp_8 0
endmodule
