#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: AAA-PC

# Mon Aug 10 12:27:14 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\gowin\gw2a18_test\src\btn_ctl.v" (library work)
@I::"E:\gowin\gw2a18_test\src\btn_deb.v" (library work)
@I::"E:\gowin\gw2a18_test\src\gowin_rpll\rpll.v" (library work)
@I::"E:\gowin\gw2a18_test\src\hdmi_out_top.v" (library work)
@I::"E:\gowin\gw2a18_test\src\key_ctl.v" (library work)
@I::"E:\gowin\gw2a18_test\src\lcd_rpll\lcd_rpll.v" (library work)
@I::"E:\gowin\gw2a18_test\src\led.v" (library work)
@I::"E:\gowin\gw2a18_test\src\outputserdes.v" (library work)
@I::"E:\gowin\gw2a18_test\src\pattern_vg.v" (library work)
@I::"E:\gowin\gw2a18_test\src\rgb2dvi.v" (library work)
@I::"E:\gowin\gw2a18_test\src\sync_vg.v" (library work)
@I::"E:\gowin\gw2a18_test\src\tmds_encoder.v" (library work)
@I::"E:\gowin\gw2a18_test\src\top.v" (library work)
@N: CG1306 :"E:\gowin\gw2a18_test\src\gowin_rpll\rpll.v":21:0:21:3|Loading library file C:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v into library work
@I::"C:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2423:7:2423:16|Synthesizing module TLVDS_OBUF in library work.
Running optimization stage 1 on TLVDS_OBUF .......
@N: CG364 :"C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2418:7:2418:16|Synthesizing module TLVDS_IBUF in library work.
Running optimization stage 1 on TLVDS_IBUF .......
@N: CG364 :"E:\gowin\gw2a18_test\src\key_ctl.v":24:7:24:13|Synthesizing module key_ctl in library work.
@N: CG364 :"E:\gowin\gw2a18_test\src\btn_deb.v":23:7:23:13|Synthesizing module btn_deb in library work.

	BTN_WIDTH=4'b0001
   Generated name = btn_deb_1
Running optimization stage 1 on btn_deb_1 .......
Running optimization stage 1 on key_ctl .......
@N: CG364 :"E:\gowin\gw2a18_test\src\led.v":23:7:23:9|Synthesizing module led in library work.
Running optimization stage 1 on led .......
@N: CG364 :"E:\gowin\gw2a18_test\src\top.v":23:7:23:9|Synthesizing module top in library work.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":29:20:29:25|Removing wire sd_clk, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":32:20:32:26|Removing wire sd_data, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":34:20:34:24|Removing wire lcd_b, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":35:20:35:24|Removing wire lcd_g, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":36:20:36:24|Removing wire lcd_r, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":37:20:37:25|Removing wire lcd_hs, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":38:20:38:25|Removing wire lcd_vs, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":39:20:39:25|Removing wire lcd_de, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":40:20:40:26|Removing wire lcd_clk, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":41:20:41:26|Removing wire lcd_pwm, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":57:20:57:32|Removing wire tmds_rx_clk_n, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":58:20:58:32|Removing wire tmds_rx_clk_p, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":59:20:59:33|Removing wire tmds_rx_data_n, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":60:20:60:33|Removing wire tmds_rx_data_p, as there is no assignment to it.
@W: CG360 :"E:\gowin\gw2a18_test\src\top.v":64:14:64:21|Removing wire pll_lock, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":29:20:29:25|*Output sd_clk has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":32:20:32:26|*Output sd_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":34:20:34:24|*Output lcd_b has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":35:20:35:24|*Output lcd_g has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":36:20:36:24|*Output lcd_r has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":37:20:37:25|*Output lcd_hs has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":38:20:38:25|*Output lcd_vs has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":39:20:39:25|*Output lcd_de has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":40:20:40:26|*Output lcd_clk has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":41:20:41:26|*Output lcd_pwm has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":57:20:57:32|*Output tmds_rx_clk_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":58:20:58:32|*Output tmds_rx_clk_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":59:20:59:33|*Output tmds_rx_data_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\gowin\gw2a18_test\src\top.v":60:20:60:33|*Output tmds_rx_data_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 2 on top .......
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":58:20:58:32|*Input tmds_rx_clk_p to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":57:20:57:32|*Input tmds_rx_clk_n to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":60:20:60:33|*Input tmds_rx_data_p[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":59:20:59:33|*Input tmds_rx_data_n[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":60:20:60:33|*Input tmds_rx_data_p[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":59:20:59:33|*Input tmds_rx_data_n[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":60:20:60:33|*Input tmds_rx_data_p[2] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\gowin\gw2a18_test\src\top.v":59:20:59:33|*Input tmds_rx_data_n[2] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"E:\gowin\gw2a18_test\src\top.v":25:20:25:25|Input clk_50 is unused.
@N: CL159 :"E:\gowin\gw2a18_test\src\top.v":27:20:27:22|Input btn is unused.
@N: CL159 :"E:\gowin\gw2a18_test\src\top.v":30:20:30:27|Input sd_sddef is unused.
@W: CL158 :"E:\gowin\gw2a18_test\src\top.v":31:20:31:25|Inout sd_cmd is unused
@W: CL158 :"E:\gowin\gw2a18_test\src\top.v":44:20:44:26|Inout lcd_sda is unused
@N: CL159 :"E:\gowin\gw2a18_test\src\top.v":45:20:45:26|Input lcd_int is unused.
Running optimization stage 2 on led .......
@N: CL201 :"E:\gowin\gw2a18_test\src\led.v":50:4:50:9|Trying to extract state machine for register led_status.
Extracted state machine for register led_status
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"E:\gowin\gw2a18_test\src\led.v":50:4:50:9|Initial value is not supported on state machine led_status
Running optimization stage 2 on btn_deb_1 .......
Running optimization stage 2 on key_ctl .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on TLVDS_OBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\gowin\gw2a18_test\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 10 12:27:15 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 10 12:27:15 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\gowin\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 21MB peak: 22MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 10 12:27:15 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 10 12:27:16 2020

###########################################################]
Premap Report

# Mon Aug 10 12:27:17 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: E:\gowin\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt 
See clock summary report "E:\gowin\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00" on instance key_push_cnt[1:0].
@N: FX493 |Applying initial value "0000000000000000000000000" on instance led_light_cnt[24:0].
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_1 (in view: work.top(verilog)) on net lcd_b[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_2 (in view: work.top(verilog)) on net lcd_b[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_3 (in view: work.top(verilog)) on net lcd_b[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_4 (in view: work.top(verilog)) on net lcd_b[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_5 (in view: work.top(verilog)) on net lcd_b[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_6 (in view: work.top(verilog)) on net lcd_b[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_7 (in view: work.top(verilog)) on net lcd_b[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":34:20:34:24|Tristate driver lcd_b_8 (in view: work.top(verilog)) on net lcd_b[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":40:20:40:26|Tristate driver lcd_clk (in view: work.top(verilog)) on net lcd_clk (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":39:20:39:25|Tristate driver lcd_de (in view: work.top(verilog)) on net lcd_de (in view: work.top(verilog)) has its enable tied to GND.
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
Encoding state machine led_status[15:0] (in view: work.led(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"e:\gowin\gw2a18_test\src\led.v":50:4:50:9|There are no possible illegal states for state machine led_status[15:0] (in view: work.led(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)



Clock Summary
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     326.0 MHz     3.067         inferred     Autoconstr_clkgroup_0     53   
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin                Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example              Seq Example       Comb Example 
--------------------------------------------------------------------------------------------
top|clk     53        clk(port)     u_led.ctrl_1d[1:0].C     -                 -            
============================================================================================

@W: MT529 :"e:\gowin\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock top|clk which controls 53 sequential elements including key_ctl.genblk1\.genblk1\.U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   53         u_led.led_status[3]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\gowin\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 223MB peak: 224MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 224MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Aug 10 12:27:19 2020

###########################################################]
Map & Optimize Report

# Mon Aug 10 12:27:19 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: AAA-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 217MB peak: 217MB)

@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":60:20:60:33|Tristate driver tmds_rx_data_p_1 (in view: work.top(verilog)) on net tmds_rx_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":60:20:60:33|Tristate driver tmds_rx_data_p_2 (in view: work.top(verilog)) on net tmds_rx_data_p[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":60:20:60:33|Tristate driver tmds_rx_data_p_3 (in view: work.top(verilog)) on net tmds_rx_data_p[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":59:20:59:33|Tristate driver tmds_rx_data_n_1 (in view: work.top(verilog)) on net tmds_rx_data_n[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":59:20:59:33|Tristate driver tmds_rx_data_n_2 (in view: work.top(verilog)) on net tmds_rx_data_n[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":59:20:59:33|Tristate driver tmds_rx_data_n_3 (in view: work.top(verilog)) on net tmds_rx_data_n[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":58:20:58:32|Tristate driver tmds_rx_clk_p (in view: work.top(verilog)) on net tmds_rx_clk_p (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":57:20:57:32|Tristate driver tmds_rx_clk_n (in view: work.top(verilog)) on net tmds_rx_clk_n (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":64:14:64:21|Tristate driver lcd_scl (in view: work.top(verilog)) on net lcd_scl (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gowin\gw2a18_test\src\top.v":41:20:41:26|Tristate driver lcd_pwm (in view: work.top(verilog)) on net lcd_pwm (in view: work.top(verilog)) has its enable tied to GND.
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 227MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.59ns		 106 /        53
   2		0h:00m:01s		    -1.59ns		 106 /        53
@N: FX271 :"e:\gowin\gw2a18_test\src\led.v":34:4:34:9|Replicating instance u_led.led_light_cnt[3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"e:\gowin\gw2a18_test\src\led.v":34:4:34:9|Replicating instance u_led.led_light_cnt[4] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:01s		    -1.59ns		 106 /        55


   4		0h:00m:01s		    -1.59ns		 107 /        55
   5		0h:00m:01s		    -1.44ns		 108 /        55

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 227MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: BN709 :"e:\gowin\gw2a18_test\src\top.v":47:20:47:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 227MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 228MB)

Writing Analyst data base E:\gowin\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 227MB peak: 228MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 227MB peak: 228MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 228MB peak: 228MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 226MB peak: 228MB)

@W: MT420 |Found inferred clock top|clk with period 4.08ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Aug 10 12:27:24 2020
#


Top view:               top
Requested Frequency:    245.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.720

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            245.2 MHz     208.4 MHz     4.079         4.798         -0.720     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  4.079       -0.720  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                             Arrival           
Instance                    Reference     Type     Pin     Net                   Time        Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
u_led.led_light_cnt[1]      top|clk       DFF      Q       led_light_cnt[1]      0.267       -0.720
u_led.led_light_cnt[0]      top|clk       DFF      Q       led_light_cnt[0]      0.267       -0.697
u_led.led_light_cnt[5]      top|clk       DFF      Q       led_light_cnt[5]      0.267       -0.681
u_led.led_light_cnt[4]      top|clk       DFF      Q       led_light_cnt[4]      0.267       -0.658
u_led.led_light_cnt[9]      top|clk       DFF      Q       led_light_cnt[9]      0.267       -0.643
u_led.led_light_cnt[8]      top|clk       DFF      Q       led_light_cnt[8]      0.267       -0.620
u_led.led_light_cnt[13]     top|clk       DFF      Q       led_light_cnt[13]     0.267       -0.604
u_led.led_light_cnt[2]      top|clk       DFF      Q       led_light_cnt[2]      0.267       -0.601
u_led.led_light_cnt[12]     top|clk       DFF      Q       led_light_cnt[12]     0.267       -0.581
u_led.led_light_cnt[17]     top|clk       DFF      Q       led_light_cnt[17]     0.267       -0.566
===================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                               Required           
Instance                    Reference     Type     Pin     Net                     Time         Slack 
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
u_led.led_light_cnt[16]     top|clk       DFF      D       led_light_cnt_3[16]     4.011        -0.720
u_led.led_light_cnt[24]     top|clk       DFF      D       led_light_cnt_3[24]     4.011        -0.720
u_led.led_light_cnt[13]     top|clk       DFF      D       led_light_cnt_3[13]     4.011        -0.604
u_led.led_light_cnt[21]     top|clk       DFF      D       led_light_cnt_3[21]     4.011        -0.604
u_led.led_light_cnt[20]     top|clk       DFF      D       led_light_cnt_3[20]     4.011        -0.566
u_led.led_light_cnt[11]     top|clk       DFF      D       led_light_cnt_3[11]     4.011        -0.527
u_led.led_light_cnt[10]     top|clk       DFF      D       led_light_cnt_3[10]     4.011        -0.489
u_led.led_light_cnt[8]      top|clk       DFF      D       led_light_cnt_3[8]      4.011        -0.412
u_led.ctrl_1d[0]            top|clk       DFFE     CE      ctrl_1d3                4.011        -0.344
u_led.ctrl_1d[1]            top|clk       DFFE     CE      ctrl_1d3                4.011        -0.344
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.079
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.720

    Number of logic level(s):                13
    Starting point:                          u_led.led_light_cnt[1] / Q
    Ending point:                            u_led.led_light_cnt[16] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                    Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_led.led_light_cnt[1]                  DFF      Q        Out     0.267     0.267 r     -         
led_light_cnt[1]                        Net      -        -       0.589     -           5         
u_led.un1_led_light_cnt_axb_0_par_0     LUT4     I1       In      -         0.856 r     -         
u_led.un1_led_light_cnt_axb_0_par_0     LUT4     F        Out     0.627     1.483 r     -         
un1_led_light_cnt_axb_0_par_0           Net      -        -       0.589     -           1         
u_led.un1_led_light_cnt_axb_0_par_1     ALU      I0       In      -         2.071 r     -         
u_led.un1_led_light_cnt_axb_0_par_1     ALU      COUT     Out     0.604     2.675 r     -         
un1_led_light_cnt_axb_0_par_1_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      CIN      In      -         2.675 r     -         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      COUT     Out     0.038     2.714 r     -         
un1_led_light_cnt_axb_4_par_1_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_8_0         ALU      CIN      In      -         2.714 r     -         
u_led.un1_led_light_cnt_cry_8_0         ALU      COUT     Out     0.038     2.752 r     -         
un1_led_light_cnt_cry_8                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_9_0         ALU      CIN      In      -         2.752 r     -         
u_led.un1_led_light_cnt_cry_9_0         ALU      COUT     Out     0.038     2.791 r     -         
un1_led_light_cnt_cry_9                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_10_0        ALU      CIN      In      -         2.791 r     -         
u_led.un1_led_light_cnt_cry_10_0        ALU      COUT     Out     0.038     2.829 r     -         
un1_led_light_cnt_cry_10                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_11_0        ALU      CIN      In      -         2.829 r     -         
u_led.un1_led_light_cnt_cry_11_0        ALU      COUT     Out     0.038     2.868 r     -         
un1_led_light_cnt_cry_11                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_12_0        ALU      CIN      In      -         2.868 r     -         
u_led.un1_led_light_cnt_cry_12_0        ALU      COUT     Out     0.038     2.906 r     -         
un1_led_light_cnt_cry_12                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_13_0        ALU      CIN      In      -         2.906 r     -         
u_led.un1_led_light_cnt_cry_13_0        ALU      COUT     Out     0.038     2.945 r     -         
un1_led_light_cnt_cry_13                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_14_0        ALU      CIN      In      -         2.945 r     -         
u_led.un1_led_light_cnt_cry_14_0        ALU      COUT     Out     0.038     2.983 r     -         
un1_led_light_cnt_cry_14                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_15_0        ALU      CIN      In      -         2.983 r     -         
u_led.un1_led_light_cnt_cry_15_0        ALU      COUT     Out     0.038     3.022 r     -         
un1_led_light_cnt_cry_15                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_16_0        ALU      CIN      In      -         3.022 r     -         
u_led.un1_led_light_cnt_cry_16_0        ALU      SUM      Out     0.517     3.539 f     -         
un1_led_light_cnt_cry_16_0_SUM          Net      -        -       0.589     -           1         
u_led.led_light_cnt_3[16]               LUT4     I0       In      -         4.127 f     -         
u_led.led_light_cnt_3[16]               LUT4     F        Out     0.604     4.731 r     -         
led_light_cnt_3[16]                     Net      -        -       0.000     -           1         
u_led.led_light_cnt[16]                 DFF      D        In      -         4.731 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 4.798 is 3.033(63.2%) logic and 1.766(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.079
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.720

    Number of logic level(s):                13
    Starting point:                          u_led.led_light_cnt[1] / Q
    Ending point:                            u_led.led_light_cnt[24] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_led.led_light_cnt[1]                     DFF      Q        Out     0.267     0.267 r     -         
led_light_cnt[1]                           Net      -        -       0.589     -           5         
u_led.un1_led_light_cnt_axb_0_par_0_cp     LUT4     I1       In      -         0.856 r     -         
u_led.un1_led_light_cnt_axb_0_par_0_cp     LUT4     F        Out     0.627     1.483 r     -         
un1_led_light_cnt_axb_0_par_0_cp           Net      -        -       0.589     -           1         
u_led.un1_led_light_cnt_axb_0_par_cp_0     ALU      I0       In      -         2.071 r     -         
u_led.un1_led_light_cnt_axb_0_par_cp_0     ALU      COUT     Out     0.604     2.675 r     -         
un1_led_light_cnt_axb_0_par_cp_0_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_4_par_cp_0     ALU      CIN      In      -         2.675 r     -         
u_led.un1_led_light_cnt_axb_4_par_cp_0     ALU      COUT     Out     0.038     2.714 r     -         
un1_led_light_cnt_axb_4_par_cp_0_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_8_par_1        ALU      CIN      In      -         2.714 r     -         
u_led.un1_led_light_cnt_axb_8_par_1        ALU      COUT     Out     0.038     2.752 r     -         
un1_led_light_cnt_axb_8_par_1_COUT         Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_12_par_1       ALU      CIN      In      -         2.752 r     -         
u_led.un1_led_light_cnt_axb_12_par_1       ALU      COUT     Out     0.038     2.791 r     -         
un1_led_light_cnt_axb_12_par_1_COUT        Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_16_par_1       ALU      CIN      In      -         2.791 r     -         
u_led.un1_led_light_cnt_axb_16_par_1       ALU      COUT     Out     0.038     2.829 r     -         
un1_led_light_cnt_axb_16_par_1_COUT        Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_19_0           ALU      CIN      In      -         2.829 r     -         
u_led.un1_led_light_cnt_cry_19_0           ALU      COUT     Out     0.038     2.868 r     -         
un1_led_light_cnt_cry_19                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_20_0           ALU      CIN      In      -         2.868 r     -         
u_led.un1_led_light_cnt_cry_20_0           ALU      COUT     Out     0.038     2.906 r     -         
un1_led_light_cnt_cry_20                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_21_0           ALU      CIN      In      -         2.906 r     -         
u_led.un1_led_light_cnt_cry_21_0           ALU      COUT     Out     0.038     2.945 r     -         
un1_led_light_cnt_cry_21                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_22_0           ALU      CIN      In      -         2.945 r     -         
u_led.un1_led_light_cnt_cry_22_0           ALU      COUT     Out     0.038     2.983 r     -         
un1_led_light_cnt_cry_22                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_23_0           ALU      CIN      In      -         2.983 r     -         
u_led.un1_led_light_cnt_cry_23_0           ALU      COUT     Out     0.038     3.022 r     -         
un1_led_light_cnt_cry_23                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_s_24_0             ALU      CIN      In      -         3.022 r     -         
u_led.un1_led_light_cnt_s_24_0             ALU      SUM      Out     0.517     3.539 f     -         
un1_led_light_cnt_s_24_0_SUM               Net      -        -       0.589     -           1         
u_led.led_light_cnt_3[24]                  LUT4     I0       In      -         4.127 f     -         
u_led.led_light_cnt_3[24]                  LUT4     F        Out     0.604     4.731 r     -         
led_light_cnt_3[24]                        Net      -        -       0.000     -           1         
u_led.led_light_cnt[24]                    DFF      D        In      -         4.731 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.798 is 3.033(63.2%) logic and 1.766(36.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.079
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.697

    Number of logic level(s):                13
    Starting point:                          u_led.led_light_cnt[0] / Q
    Ending point:                            u_led.led_light_cnt[16] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                    Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_led.led_light_cnt[0]                  DFF      Q        Out     0.267     0.267 r     -         
led_light_cnt[0]                        Net      -        -       0.589     -           5         
u_led.un1_led_light_cnt_axb_0_par_0     LUT4     I0       In      -         0.856 r     -         
u_led.un1_led_light_cnt_axb_0_par_0     LUT4     F        Out     0.604     1.460 r     -         
un1_led_light_cnt_axb_0_par_0           Net      -        -       0.589     -           1         
u_led.un1_led_light_cnt_axb_0_par_1     ALU      I0       In      -         2.048 r     -         
u_led.un1_led_light_cnt_axb_0_par_1     ALU      COUT     Out     0.604     2.652 r     -         
un1_led_light_cnt_axb_0_par_1_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      CIN      In      -         2.652 r     -         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      COUT     Out     0.038     2.691 r     -         
un1_led_light_cnt_axb_4_par_1_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_8_0         ALU      CIN      In      -         2.691 r     -         
u_led.un1_led_light_cnt_cry_8_0         ALU      COUT     Out     0.038     2.729 r     -         
un1_led_light_cnt_cry_8                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_9_0         ALU      CIN      In      -         2.729 r     -         
u_led.un1_led_light_cnt_cry_9_0         ALU      COUT     Out     0.038     2.768 r     -         
un1_led_light_cnt_cry_9                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_10_0        ALU      CIN      In      -         2.768 r     -         
u_led.un1_led_light_cnt_cry_10_0        ALU      COUT     Out     0.038     2.806 r     -         
un1_led_light_cnt_cry_10                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_11_0        ALU      CIN      In      -         2.806 r     -         
u_led.un1_led_light_cnt_cry_11_0        ALU      COUT     Out     0.038     2.845 r     -         
un1_led_light_cnt_cry_11                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_12_0        ALU      CIN      In      -         2.845 r     -         
u_led.un1_led_light_cnt_cry_12_0        ALU      COUT     Out     0.038     2.883 r     -         
un1_led_light_cnt_cry_12                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_13_0        ALU      CIN      In      -         2.883 r     -         
u_led.un1_led_light_cnt_cry_13_0        ALU      COUT     Out     0.038     2.922 r     -         
un1_led_light_cnt_cry_13                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_14_0        ALU      CIN      In      -         2.922 r     -         
u_led.un1_led_light_cnt_cry_14_0        ALU      COUT     Out     0.038     2.960 r     -         
un1_led_light_cnt_cry_14                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_15_0        ALU      CIN      In      -         2.960 r     -         
u_led.un1_led_light_cnt_cry_15_0        ALU      COUT     Out     0.038     2.999 r     -         
un1_led_light_cnt_cry_15                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_16_0        ALU      CIN      In      -         2.999 r     -         
u_led.un1_led_light_cnt_cry_16_0        ALU      SUM      Out     0.517     3.516 f     -         
un1_led_light_cnt_cry_16_0_SUM          Net      -        -       0.589     -           1         
u_led.led_light_cnt_3[16]               LUT4     I0       In      -         4.104 f     -         
u_led.led_light_cnt_3[16]               LUT4     F        Out     0.604     4.708 r     -         
led_light_cnt_3[16]                     Net      -        -       0.000     -           1         
u_led.led_light_cnt[16]                 DFF      D        In      -         4.708 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 4.775 is 3.010(63.0%) logic and 1.766(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.079
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.697

    Number of logic level(s):                13
    Starting point:                          u_led.led_light_cnt[0] / Q
    Ending point:                            u_led.led_light_cnt[24] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_led.led_light_cnt[0]                     DFF      Q        Out     0.267     0.267 r     -         
led_light_cnt[0]                           Net      -        -       0.589     -           5         
u_led.un1_led_light_cnt_axb_0_par_0_cp     LUT4     I0       In      -         0.856 r     -         
u_led.un1_led_light_cnt_axb_0_par_0_cp     LUT4     F        Out     0.604     1.460 r     -         
un1_led_light_cnt_axb_0_par_0_cp           Net      -        -       0.589     -           1         
u_led.un1_led_light_cnt_axb_0_par_cp_0     ALU      I0       In      -         2.048 r     -         
u_led.un1_led_light_cnt_axb_0_par_cp_0     ALU      COUT     Out     0.604     2.652 r     -         
un1_led_light_cnt_axb_0_par_cp_0_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_4_par_cp_0     ALU      CIN      In      -         2.652 r     -         
u_led.un1_led_light_cnt_axb_4_par_cp_0     ALU      COUT     Out     0.038     2.691 r     -         
un1_led_light_cnt_axb_4_par_cp_0_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_8_par_1        ALU      CIN      In      -         2.691 r     -         
u_led.un1_led_light_cnt_axb_8_par_1        ALU      COUT     Out     0.038     2.729 r     -         
un1_led_light_cnt_axb_8_par_1_COUT         Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_12_par_1       ALU      CIN      In      -         2.729 r     -         
u_led.un1_led_light_cnt_axb_12_par_1       ALU      COUT     Out     0.038     2.768 r     -         
un1_led_light_cnt_axb_12_par_1_COUT        Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_axb_16_par_1       ALU      CIN      In      -         2.768 r     -         
u_led.un1_led_light_cnt_axb_16_par_1       ALU      COUT     Out     0.038     2.806 r     -         
un1_led_light_cnt_axb_16_par_1_COUT        Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_19_0           ALU      CIN      In      -         2.806 r     -         
u_led.un1_led_light_cnt_cry_19_0           ALU      COUT     Out     0.038     2.845 r     -         
un1_led_light_cnt_cry_19                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_20_0           ALU      CIN      In      -         2.845 r     -         
u_led.un1_led_light_cnt_cry_20_0           ALU      COUT     Out     0.038     2.883 r     -         
un1_led_light_cnt_cry_20                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_21_0           ALU      CIN      In      -         2.883 r     -         
u_led.un1_led_light_cnt_cry_21_0           ALU      COUT     Out     0.038     2.922 r     -         
un1_led_light_cnt_cry_21                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_22_0           ALU      CIN      In      -         2.922 r     -         
u_led.un1_led_light_cnt_cry_22_0           ALU      COUT     Out     0.038     2.960 r     -         
un1_led_light_cnt_cry_22                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_23_0           ALU      CIN      In      -         2.960 r     -         
u_led.un1_led_light_cnt_cry_23_0           ALU      COUT     Out     0.038     2.999 r     -         
un1_led_light_cnt_cry_23                   Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_s_24_0             ALU      CIN      In      -         2.999 r     -         
u_led.un1_led_light_cnt_s_24_0             ALU      SUM      Out     0.517     3.516 f     -         
un1_led_light_cnt_s_24_0_SUM               Net      -        -       0.589     -           1         
u_led.led_light_cnt_3[24]                  LUT4     I0       In      -         4.104 f     -         
u_led.led_light_cnt_3[24]                  LUT4     F        Out     0.604     4.708 r     -         
led_light_cnt_3[24]                        Net      -        -       0.000     -           1         
u_led.led_light_cnt[24]                    DFF      D        In      -         4.708 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.775 is 3.010(63.0%) logic and 1.766(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.079
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.011

    - Propagation time:                      4.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                12
    Starting point:                          u_led.led_light_cnt[5] / Q
    Ending point:                            u_led.led_light_cnt[16] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=2.039 period=4.079) on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                    Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_led.led_light_cnt[5]                  DFF      Q        Out     0.267     0.267 r     -         
led_light_cnt[5]                        Net      -        -       0.589     -           4         
u_led.un1_led_light_cnt_axb_4_par_0     LUT4     I1       In      -         0.856 r     -         
u_led.un1_led_light_cnt_axb_4_par_0     LUT4     F        Out     0.627     1.483 r     -         
un1_led_light_cnt_axb_4_par_0           Net      -        -       0.589     -           1         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      I0       In      -         2.071 r     -         
u_led.un1_led_light_cnt_axb_4_par_1     ALU      COUT     Out     0.604     2.675 r     -         
un1_led_light_cnt_axb_4_par_1_COUT      Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_8_0         ALU      CIN      In      -         2.675 r     -         
u_led.un1_led_light_cnt_cry_8_0         ALU      COUT     Out     0.038     2.714 r     -         
un1_led_light_cnt_cry_8                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_9_0         ALU      CIN      In      -         2.714 r     -         
u_led.un1_led_light_cnt_cry_9_0         ALU      COUT     Out     0.038     2.752 r     -         
un1_led_light_cnt_cry_9                 Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_10_0        ALU      CIN      In      -         2.752 r     -         
u_led.un1_led_light_cnt_cry_10_0        ALU      COUT     Out     0.038     2.791 r     -         
un1_led_light_cnt_cry_10                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_11_0        ALU      CIN      In      -         2.791 r     -         
u_led.un1_led_light_cnt_cry_11_0        ALU      COUT     Out     0.038     2.829 r     -         
un1_led_light_cnt_cry_11                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_12_0        ALU      CIN      In      -         2.829 r     -         
u_led.un1_led_light_cnt_cry_12_0        ALU      COUT     Out     0.038     2.868 r     -         
un1_led_light_cnt_cry_12                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_13_0        ALU      CIN      In      -         2.868 r     -         
u_led.un1_led_light_cnt_cry_13_0        ALU      COUT     Out     0.038     2.906 r     -         
un1_led_light_cnt_cry_13                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_14_0        ALU      CIN      In      -         2.906 r     -         
u_led.un1_led_light_cnt_cry_14_0        ALU      COUT     Out     0.038     2.945 r     -         
un1_led_light_cnt_cry_14                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_15_0        ALU      CIN      In      -         2.945 r     -         
u_led.un1_led_light_cnt_cry_15_0        ALU      COUT     Out     0.038     2.983 r     -         
un1_led_light_cnt_cry_15                Net      -        -       0.000     -           1         
u_led.un1_led_light_cnt_cry_16_0        ALU      CIN      In      -         2.983 r     -         
u_led.un1_led_light_cnt_cry_16_0        ALU      SUM      Out     0.517     3.500 f     -         
un1_led_light_cnt_cry_16_0_SUM          Net      -        -       0.589     -           1         
u_led.led_light_cnt_3[16]               LUT4     I0       In      -         4.089 f     -         
u_led.led_light_cnt_3[16]               LUT4     F        Out     0.604     4.693 r     -         
led_light_cnt_3[16]                     Net      -        -       0.000     -           1         
u_led.led_light_cnt[16]                 DFF      D        In      -         4.693 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 4.760 is 2.994(62.9%) logic and 1.766(37.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 227MB peak: 228MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 227MB peak: 228MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw2a_18pbga484-7
Cell usage:
ALU             50 uses
DFF             46 uses
DFFE            9 uses
GSR             1 use
LUT2            8 uses
LUT3            9 uses
LUT4            48 uses

I/O ports: 68
I/O primitives: 61
IBUF           4 uses
OBUF           6 uses
TBUF           43 uses
TLVDS_IBUF     4 uses
TLVDS_OBUF     4 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 of 15552 (0%)
Total load per clock:
   top|clk: 55

@S |Mapping Summary:
Total  LUTs: 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 74MB peak: 228MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Aug 10 12:27:24 2020

###########################################################]
