
---------- Begin Simulation Statistics ----------
final_tick                               2070849297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 822244                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1379299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1216.18                       # Real time elapsed on the host
host_tick_rate                             1702743826                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1677481327                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.070849                       # Number of seconds simulated
sim_ticks                                2070849297500                       # Number of ticks simulated
system.cpu.Branches                         189029576                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1677481327                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4141698595                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4141698595                       # Number of busy cycles
system.cpu.num_cc_register_reads           1121993435                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           652836823                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    175335344                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1671420662                       # Number of integer alu accesses
system.cpu.num_int_insts                   1671420662                       # number of integer instructions
system.cpu.num_int_register_reads          3494031342                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420206175                       # number of times the integer registers were written
system.cpu.num_load_insts                   263431091                       # Number of load instructions
system.cpu.num_mem_refs                     325457968                       # number of memory refs
system.cpu.num_store_insts                   62026877                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3367343      0.20%      0.20% # Class of executed instruction
system.cpu.op_class::IntAlu                1348663492     80.39%     80.59% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     80.60% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.60% # Class of executed instruction
system.cpu.op_class::MemRead                263137275     15.69%     96.29% # Class of executed instruction
system.cpu.op_class::MemWrite                61734372      3.68%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.02%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1677628816                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2322880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4679020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21919414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          704                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43839832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            704                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    303383412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        303383412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    303419763                       # number of overall hits
system.cpu.dcache.overall_hits::total       303419763                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21883188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21883188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21919213                       # number of overall misses
system.cpu.dcache.overall_misses::total      21919213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 465725313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 465725313500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 465725313500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 465725313500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    325266600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325266600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    325338976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325338976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067373                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21282.333886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21282.333886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21247.355619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21247.355619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13523339                       # number of writebacks
system.cpu.dcache.writebacks::total          13523339                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21883187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21883187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21919181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21919181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 443842123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 443842123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 444552648500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 444552648500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.067278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.067373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067373                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20282.334721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20282.334721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20281.444298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20281.444298                       # average overall mshr miss latency
system.cpu.dcache.replacements               21918669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    249525536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249525536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     13861548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13861548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 281348809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 281348809000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    263387084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    263387084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20297.069923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20297.069923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     13861547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13861547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 267487259000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 267487259000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19297.071171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19297.071171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53857876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53857876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8021640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8021640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 184376504500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 184376504500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     61879516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61879516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.129633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.129633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22984.888938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22984.888938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8021640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8021640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 176354864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 176354864500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.129633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.129633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21984.888938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21984.888938                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325338944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21919181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.842660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.984137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         672597133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        672597133                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   263459524                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    62026885                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7933693                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       7034794                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1301590144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1301590144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1301590144                       # number of overall hits
system.cpu.icache.overall_hits::total      1301590144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1301591381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1301591381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1301591381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1301591381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1301590144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1301590144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1301591381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1301591381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.439795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1301591381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1052216.152789                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.439795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2603183999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2603183999                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1301591430                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2070849297500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             19564176                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19564278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            19564176                       # number of overall hits
system.l2.overall_hits::total                19564278                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2355005                       # number of demand (read+write) misses
system.l2.demand_misses::total                2356140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           2355005                       # number of overall misses
system.l2.overall_misses::total               2356140                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 206245080500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206333482000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 206245080500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206333482000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21919181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21920418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21919181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21920418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.107440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107486                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.107440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107486                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87577.342936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87572.674799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87577.342936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87572.674799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1618010                       # number of writebacks
system.l2.writebacks::total                   1618010                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2355005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2356140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2355005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2356140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 182695030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182772082000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 182695030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182772082000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.107440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.107440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77577.342936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77572.674799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77577.342936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77572.674799                       # average overall mshr miss latency
system.l2.replacements                        2323584                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13523339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13523339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13523339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13523339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           7049421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7049421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          972219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              972219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  90302911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   90302911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8021640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8021640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.121200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.121200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92883.302013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92883.302013                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       972219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         972219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  80580721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  80580721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.121200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.121200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82883.302013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82883.302013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      12514755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12514755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1382786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1382786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 115942169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 115942169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     13897541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13897541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83846.791550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83846.791550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1382786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1382786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 102114309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102114309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73846.791550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73846.791550                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32733.802705                       # Cycle average of tags in use
system.l2.tags.total_refs                    43839831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2356352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.604958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.644663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.819028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32704.339014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24913                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 353075000                       # Number of tag accesses
system.l2.tags.data_accesses                353075000                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1618010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2346846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92310                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92310                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6816446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1527990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2356140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1618010                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2356140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1618010                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8159                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2356140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1618010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2347639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.435695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.313484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.598599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92200     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92310                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.527722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.506521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.844792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21119     22.88%     22.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1674      1.81%     24.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            69202     74.97%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              314      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92310                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  522176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               150792960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103552640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2070849193500                       # Total gap between requests
system.mem_ctrls.avgGap                     521079.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    150198144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    103550976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 35077.395582427693                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72529731.729548990726                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50004109.968316026032                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2355005                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1618010                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  86279721750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 49527224590500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36636.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30609961.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    150720320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     150792960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    103552640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    103552640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2355005                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2356140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1618010                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1618010                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        35077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72781887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72816965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        35077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        35077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50004914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50004914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50004914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        35077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72781887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       122821878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2347981                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1617984                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       123742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       128248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       113215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       128820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       133960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       142895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       160004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       159804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       159721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       159484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       162035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       155260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       159414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       167954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       158998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       134427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        81787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        72830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        83576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        89855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       101252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       113602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       112795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       109647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       112899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       115142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       109247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       110699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       117532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       111184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        91542                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42285767000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           11739905000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        86310410750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18009.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36759.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              793016                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             618232                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            33.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           38.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2554716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.354148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.495057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    97.054624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2014993     78.87%     78.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       332532     13.02%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       138632      5.43%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32998      1.29%     98.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17272      0.68%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8086      0.32%     99.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3706      0.15%     99.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2940      0.12%     99.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3557      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2554716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             150270784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          103550976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.564809                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.004110                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      8120272020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      4316023140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     7787512320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3863280240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 163470883680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 474827383290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 395351491680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1057736846370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.774419                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1023369975250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  69150120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 978329202250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy     10120407360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      5379124080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     8977072020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4582596240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 163470883680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 484922295900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 386850512640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1064302891920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.945121                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1001212480250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  69150120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1000486697250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1383921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1618010                       # Transaction distribution
system.membus.trans_dist::CleanEvict           704870                       # Transaction distribution
system.membus.trans_dist::ReadExReq            972219                       # Transaction distribution
system.membus.trans_dist::ReadExResp           972219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1383921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7035160                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      7035160                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7035160                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    254345600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    254345600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               254345600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2356140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2356140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2356140                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11165315000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12886011000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          13898778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15141349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9100904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8021640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8021640                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13897541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65757031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              65760250                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2268321280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2268448128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2323584                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103552640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24244002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24243297    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    705      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24244002                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2070849297500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        35444000000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32878771500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
