<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Defines</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rcc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC Defines<div class="ingroups"><a class="el" href="group__STM32G0xx__defines.html">STM32G0xx Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the STM32G0xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Defines:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__rcc__defines.png" border="0" alt="" usemap="#group____rcc____defines"/>
<map name="group____rcc____defines" id="group____rcc____defines">
<area shape="rect" id="node2" href="group__rcc__ccipr__usart2sel.html" title="USART2SEL USART2 Clock\l source selection" alt="" coords="349,5,544,47"/>
<area shape="rect" id="node3" href="group__rcc__ccipr__usart1sel.html" title="USART1SEL USART1 Clock\l source selection" alt="" coords="349,71,544,112"/>
<area shape="rect" id="node4" href="group__rcc__ccipr__lptim2sel.html" title="LPTIM2SEL LPTIM2 Clock\l source selection" alt="" coords="356,136,537,177"/>
<area shape="rect" id="node5" href="group__rcc__ccipr__lptim1sel.html" title="LPTIM1SEL LPTIM1 Clock\l source selection" alt="" coords="356,201,537,243"/>
<area shape="rect" id="node6" href="group__rcc__cfgr__mcosel.html" title="Microcontroler clock output selector. " alt="" coords="409,267,485,294"/>
<area shape="rect" id="node7" href="group__rcc__cfgr__hpre.html" title="APB Prescaler. " alt="" coords="417,318,477,345"/>
<area shape="rect" id="node8" href="group__rcc__bdcr__rtcsel.html" title="RTCSEL RTC Clock source\l selection" alt="" coords="353,369,541,411"/>
<area shape="rect" id="node9" href="group__rcc__pllcfgr__pllp.html" title="VCO Division factor P for PLLPCLK clock output [2..32]. " alt="" coords="419,435,474,462"/>
<area shape="rect" id="node10" href="group__rcc__pllcfgr__pllq.html" title="VCO Division factor Q for PLLQCLK clock output [2..8]. " alt="" coords="419,486,474,513"/>
<area shape="rect" id="node11" href="group__rcc__pllcfgr__pllr.html" title="VCO Division factor R for PLLRCLK clock output [2..8]. " alt="" coords="419,537,474,563"/>
<area shape="rect" id="node12" href="group__rcc__bdcr__lsedrv.html" title="LSEDRV LSE Oscillator\l drive capacity" alt="" coords="365,588,529,629"/>
<area shape="rect" id="node13" href="group__rcc__pllcfgr__pllm.html" title="Division factor M [1..8] for PLL input clock. " alt="" coords="419,654,475,681"/>
<area shape="rect" id="node14" href="group__rcc__ccipr__rngdiv.html" title="RNGDIV" alt="" coords="409,705,484,731"/>
<area shape="rect" id="node15" href="group__rcc__pllcfgr__plln.html" title="Multiplication factor N [8..86] for PLL VCO output frequency. " alt="" coords="419,755,474,782"/>
<area shape="rect" id="node16" href="group__rcc__ccipr__tim1sel.html" title="TIM1SEL" alt="" coords="408,806,485,833"/>
<area shape="rect" id="node17" href="group__rcc__ccipr__i2s1sel.html" title="I2S1SEL I2S1 Clock\l source selection" alt="" coords="375,857,518,899"/>
<area shape="rect" id="node18" href="group__rcc__cr__hsidiv.html" title="Division factor of the HSI16 oscillator to produce HSISYS clock. " alt="" coords="412,923,481,950"/>
<area shape="rect" id="node19" href="group__rcc__aphbsmenr__en.html" title="RCC_AHBSMENR enable\l in sleep/stop mode\l values" alt="" coords="357,974,536,1030"/>
<area shape="rect" id="node20" href="group__rcc__cfgr__sws.html" title="System clock switch status. " alt="" coords="420,1054,473,1081"/>
<area shape="rect" id="node21" href="group__rcc__apbsmenr2__en.html" title="RCC_APBSMENR2 enable\l in sleep/stop mode values" alt="" coords="355,1105,539,1147"/>
<area shape="rect" id="node22" href="group__rcc__apb1rstr__rst.html" title="RCC_APBRSTRx reset\l values (full set)" alt="" coords="365,1171,528,1212"/>
<area shape="rect" id="node23" href="group__rcc__apb1enr__en.html" title="RCC_APBENRx enable\l values (full set)" alt="" coords="365,1236,529,1277"/>
<area shape="rect" id="node24" href="group__rcc__ccipr__tim15sel.html" title="TIM15SEL" alt="" coords="405,1302,489,1329"/>
<area shape="rect" id="node25" href="group__rcc__cfgr__ppre.html" title="APB Prescaler. " alt="" coords="417,1353,476,1379"/>
<area shape="rect" id="node26" href="group__rcc__pllcfgr__pllsrc.html" title="PLL input clock source. " alt="" coords="409,1403,484,1430"/>
<area shape="rect" id="node27" href="group__rcc__ccipr__cecsel.html" title="CECSEL CEC Clock souce\l selection" alt="" coords="353,1455,540,1496"/>
<area shape="rect" id="node28" href="group__rcc__ccipr__i2c1sel.html" title="I2C1SEL I2C1 Clock\l source selection" alt="" coords="374,1520,519,1561"/>
<area shape="rect" id="node29" href="group__rcc__cfgr__mcopre.html" title="Division factor of microcontroler clock output. " alt="" coords="408,1586,485,1613"/>
<area shape="rect" id="node30" href="group__rcc__ahbenr__en.html" title="RCC_AHBENR enable values" alt="" coords="347,1637,547,1663"/>
<area shape="rect" id="node31" href="group__rcc__ccipr__rngsel.html" title="RNGSEL" alt="" coords="408,1687,485,1714"/>
<area shape="rect" id="node32" href="group__rcc__ccipr__adcsel.html" title="ADCSEL" alt="" coords="409,1738,485,1765"/>
<area shape="rect" id="node33" href="group__rcc__ahbrstr__rst.html" title="RCC_AHBRSTR reset values" alt="" coords="347,1789,546,1815"/>
<area shape="rect" id="node35" href="group__rcc__ccipr__lpuart1sel.html" title="LPUART1SEL LPUART1\l Clock source selection" alt="" coords="361,1840,532,1881"/>
<area shape="rect" id="node36" href="group__rcc__apbsmenr__en.html" title="RCC_APBSMENR1 enable\l in sleep/stop mode values" alt="" coords="355,1905,539,1947"/>
<area shape="rect" id="node34" href="group__STM32G0xx__defines.html" title="Defined Constants and Types for the STM32G0xx series. " alt="" coords="5,957,149,983"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cr__hsidiv"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cr__hsidiv.html">HSI Div</a></td></tr>
<tr class="memdesc:group__rcc__cr__hsidiv"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor of the HSI16 oscillator to produce HSISYS clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__mcopre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__mcopre.html">MCO Pre</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__mcopre"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor of microcontroler clock output. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__mcosel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__mcosel.html">MCO Sel</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__mcosel"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microcontroler clock output selector. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__ppre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ppre.html">PPRE</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__ppre"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB Prescaler. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__hpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hpre.html">HPRE</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__hpre"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB Prescaler. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__sws"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__sws.html">SWS</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__sws"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock switch status. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__pllr"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__pllr.html">PLLR</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__pllr"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO Division factor R for PLLRCLK clock output [2..8]. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__pllq"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__pllq.html">PLLQ</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__pllq"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO Division factor Q for PLLQCLK clock output [2..8]. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__pllp"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__pllp.html">PLLP</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__pllp"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO Division factor P for PLLPCLK clock output [2..32]. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__plln"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__plln.html">PLLN</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__plln"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplication factor N [8..86] for PLL VCO output frequency. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__pllm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__pllm.html">PLLM</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__pllm"><td class="mdescLeft">&#160;</td><td class="mdescRight">Division factor M [1..8] for PLL input clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__pllsrc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__pllsrc.html">PLLSRC</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__pllsrc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL input clock source. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__aphbsmenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__aphbsmenr__en.html">RCC_AHBSMENR enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apbsmenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apbsmenr__en.html">RCC_APBSMENR1 enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apbsmenr2__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apbsmenr2__en.html">RCC_APBSMENR2 enable in sleep/stop mode values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__adcsel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__adcsel.html">ADCSEL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__rngdiv"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__rngdiv.html">RNGDIV</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__rngsel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__rngsel.html">RNGSEL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__tim15sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__tim15sel.html">TIM15SEL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__tim1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__tim1sel.html">TIM1SEL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__lptim2sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__lptim2sel.html">LPTIM2SEL LPTIM2 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__lptim1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__lptim1sel.html">LPTIM1SEL LPTIM1 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__i2s1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__i2s1sel.html">I2S1SEL I2S1 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__i2c1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__i2c1sel.html">I2C1SEL I2C1 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__lpuart1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__lpuart1sel.html">LPUART1SEL LPUART1 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__cecsel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__cecsel.html">CECSEL CEC Clock souce selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__usart2sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__usart2sel.html">USART2SEL USART2 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ccipr__usart1sel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ccipr__usart1sel.html">USART1SEL USART1 Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr__rtcsel"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr__rtcsel.html">RTCSEL RTC Clock source selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr__lsedrv"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr__lsedrv.html">LSEDRV LSE Oscillator drive capacity</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga36ef3978721517e6a8493213d531133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="separator:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87ecbbce21dd0f5382b179f43cfc122d">RCC_CIER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga87ecbbce21dd0f5382b179f43cfc122d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4655433de1d0ce076c990d59923c0f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4655433de1d0ce076c990d59923c0f02">RCC_CIFR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="separator:ga4655433de1d0ce076c990d59923c0f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3183214298f7807a45106697f39c26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3183214298f7807a45106697f39c26d6">RCC_CICR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="separator:ga3183214298f7807a45106697f39c26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703d6b49eb63290b362997bbc2243cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:ga703d6b49eb63290b362997bbc2243cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575c5a6430716738e24ea4fce8d942d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga575c5a6430716738e24ea4fce8d942d6">RCC_IOPRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>)</td></tr>
<tr class="separator:ga575c5a6430716738e24ea4fce8d942d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0367753e8684598b702379ec4de580fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:ga0367753e8684598b702379ec4de580fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2cfda178ca761a97613021733630e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:ga9e2cfda178ca761a97613021733630e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d3de7bc334a829b6869ad30d467927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga28d3de7bc334a829b6869ad30d467927">RCC_APBRSTR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>)</td></tr>
<tr class="separator:ga28d3de7bc334a829b6869ad30d467927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf92e153d83c225524e5db51c2283731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gadf92e153d83c225524e5db51c2283731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86216eff7f674131fd3997c1e651596d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86216eff7f674131fd3997c1e651596d">RCC_APBRSTR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>)</td></tr>
<tr class="separator:ga86216eff7f674131fd3997c1e651596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb28730ac7976b62103c9ffd9e5d0337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:gaeb28730ac7976b62103c9ffd9e5d0337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc79ce7b014539aa551c19f150676db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaefc79ce7b014539aa551c19f150676db">RCC_IOPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>)</td></tr>
<tr class="separator:gaefc79ce7b014539aa551c19f150676db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bfd6e064baafeed32dcaff3c2994f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga96bfd6e064baafeed32dcaff3c2994f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff8b4032bd27427245583a3968aaed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>&#160;&#160;&#160;0x3c</td></tr>
<tr class="separator:gadff8b4032bd27427245583a3968aaed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac68955550c4b33aef74d00063ba0ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaac68955550c4b33aef74d00063ba0ef6">RCC_APBENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>)</td></tr>
<tr class="separator:gaac68955550c4b33aef74d00063ba0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1a26fdffeacf305aa3d25df29a7f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga8d1a26fdffeacf305aa3d25df29a7f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec83e656418f0f08464d96283474e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5ec83e656418f0f08464d96283474e3b">RCC_APBENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>)</td></tr>
<tr class="separator:ga5ec83e656418f0f08464d96283474e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27afe4d17c55e154cc34f190cf50f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:gac27afe4d17c55e154cc34f190cf50f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66946079bc3d2f185d20bba376a87dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga66946079bc3d2f185d20bba376a87dc1">RCC_IOPSMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>)</td></tr>
<tr class="separator:ga66946079bc3d2f185d20bba376a87dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b5b5d8f9c6322781c2baaa5516966d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:ga96b5b5d8f9c6322781c2baaa5516966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f2dd703c954bf332768e4e68c89ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae2f2dd703c954bf332768e4e68c89ffe">RCC_AHBSMENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>)</td></tr>
<tr class="separator:gae2f2dd703c954bf332768e4e68c89ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494d7ee62832e026b1588a352b90e203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="separator:ga494d7ee62832e026b1588a352b90e203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6023a702f14ffd8012875a53bf00b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadd6023a702f14ffd8012875a53bf00b8">RCC_APBSMENR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>)</td></tr>
<tr class="separator:gadd6023a702f14ffd8012875a53bf00b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc87ee2e95f4d8052aeefe4f7e2886c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga2bc87ee2e95f4d8052aeefe4f7e2886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf404cb6299b2e4b3065d75e99582b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf404cb6299b2e4b3065d75e99582b9bc">RCC_APBSMENR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>)</td></tr>
<tr class="separator:gaf404cb6299b2e4b3065d75e99582b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b61daf8c755ef0342861012001c695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga55b61daf8c755ef0342861012001c695">RCC_CCIPR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga55b61daf8c755ef0342861012001c695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x5c)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a7c60a2e7d73594dc9d0a7e75a04a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga50a7c60a2e7d73594dc9d0a7e75a04a5">RCC_CR_HSIDIV_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga50a7c60a2e7d73594dc9d0a7e75a04a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0f06b1dec6389b5c40302b2ac31bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaa0f06b1dec6389b5c40302b2ac31bde">RCC_CR_HSIDIV_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gaaa0f06b1dec6389b5c40302b2ac31bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa8e19223098658f5dba605986285d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3">RCC_ICSCR_HSITRIM_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5fa8e19223098658f5dba605986285d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae">RCC_ICSCR_HSITRIM_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51">RCC_ICSCR_HSICAL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9da445a31468e55ae5b3a32e33cc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70">RCC_ICSCR_HSICAL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gace9da445a31468e55ae5b3a32e33cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga562bc8e3d48d9685f439fb7d150030b0">RCC_CFGR_MCOPRE_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60545c4e488c3b498f8183086029f8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga60545c4e488c3b498f8183086029f8a5">RCC_CFGR_MCOPRE_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga60545c4e488c3b498f8183086029f8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312a8b71910c2651fecef435f8fc8a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga312a8b71910c2651fecef435f8fc8a69">RCC_CFGR_MCO_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga312a8b71910c2651fecef435f8fc8a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaff9c7eae80be545a3ffdacf0ba163c36">RCC_CFGR_MCO_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gaff9c7eae80be545a3ffdacf0ba163c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799db1d60d1ea18f31ac93318b38c6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga799db1d60d1ea18f31ac93318b38c6a0">RCC_CFGR_PPRE_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga799db1d60d1ea18f31ac93318b38c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga090810d5cd0e7bbc2bf388237fcb003c">RCC_CFGR_PPRE_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437d3c7d4232b6563cda9b2789d2b7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga437d3c7d4232b6563cda9b2789d2b7e5">RCC_CFGR_HPRE_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga437d3c7d4232b6563cda9b2789d2b7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451045d952eb1caaa0090c9e8dc75082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga451045d952eb1caaa0090c9e8dc75082">RCC_CFGR_SWS_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga451045d952eb1caaa0090c9e8dc75082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5e28699fe923870e15fef3651ff3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7e5e28699fe923870e15fef3651ff3ef">RCC_CFGR_SW_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga7e5e28699fe923870e15fef3651ff3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97b96fa0fd9d3d4386ed56bb700e4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab97b96fa0fd9d3d4386ed56bb700e4e6">RCC_PLLCFGR_PLLR_SHIFT</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gab97b96fa0fd9d3d4386ed56bb700e4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d434ca0178b0806d56ecaeba5b77e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1d434ca0178b0806d56ecaeba5b77e31">RCC_PLLCFGR_PLLR_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga1d434ca0178b0806d56ecaeba5b77e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa9da7446c63cd5b888d03a80171562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>&#160;&#160;&#160;(1&lt;&lt;28)</td></tr>
<tr class="separator:gadfa9da7446c63cd5b888d03a80171562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4df0bb6bd16afd9fbf2e30d3089e93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac4df0bb6bd16afd9fbf2e30d3089e93c">RCC_PLLCFGR_PLLQ_SHIFT</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gac4df0bb6bd16afd9fbf2e30d3089e93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4784939ce13e81f2cc64dda2b5d8770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad4784939ce13e81f2cc64dda2b5d8770">RCC_PLLCFGR_PLLQ_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gad4784939ce13e81f2cc64dda2b5d8770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cc940b56c46a5e448f7c84263b6be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga81cc940b56c46a5e448f7c84263b6be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2c2e5574b2454c04aea9aae06d3c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaef2c2e5574b2454c04aea9aae06d3c92">RCC_PLLCFGR_PLLP_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaef2c2e5574b2454c04aea9aae06d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a7c5938dfdd0ab63dcf3b203da7dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga40a7c5938dfdd0ab63dcf3b203da7dd4">RCC_PLLCFGR_PLLP_MASK</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga40a7c5938dfdd0ab63dcf3b203da7dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04599fc122337e5f3ee8979df0c822c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga04599fc122337e5f3ee8979df0c822c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fadb9f1fc91bb2830620ab5eee5324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01fadb9f1fc91bb2830620ab5eee5324">RCC_PLLCFGR_PLLN_SHIFT</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga01fadb9f1fc91bb2830620ab5eee5324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90997335764397eb4be02c23676cda4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90997335764397eb4be02c23676cda4a">RCC_PLLCFGR_PLLN_MASK</a>&#160;&#160;&#160;0x7f</td></tr>
<tr class="separator:ga90997335764397eb4be02c23676cda4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dcc662cce20de5eb8a10fb189b5c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad7dcc662cce20de5eb8a10fb189b5c97">RCC_PLLCFGR_PLLM_SHIFT</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gad7dcc662cce20de5eb8a10fb189b5c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaac3bc429eaa475ca5e431a020d4c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafaac3bc429eaa475ca5e431a020d4c67">RCC_PLLCFGR_PLLM_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gafaac3bc429eaa475ca5e431a020d4c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121c20f7a79df054beb7d63698605b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga121c20f7a79df054beb7d63698605b81">RCC_PLLCFGR_PLLSRC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga121c20f7a79df054beb7d63698605b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5c6a2e8d760ad7da85ae2c8076ee31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6c5c6a2e8d760ad7da85ae2c8076ee31">RCC_PLLCFGR_PLLSRC_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga6c5c6a2e8d760ad7da85ae2c8076ee31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6e956551977ee6154c4079a2991ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gad9e6e956551977ee6154c4079a2991ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a77e3588bfc97b548db842429f4f450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga7a77e3588bfc97b548db842429f4f450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87846f04143aeef0fabf04ca6453f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gac87846f04143aeef0fabf04ca6453f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f50f7bc98c719172190873cc10bf5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0f50f7bc98c719172190873cc10bf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12419149aa1342fc0d0a79ae380c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5d12419149aa1342fc0d0a79ae380c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d773e029fec439d29551774b9304a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga035d773e029fec439d29551774b9304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1559f0774dd54852c12a02bf7b867b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga1559f0774dd54852c12a02bf7b867b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f597c9d40c025a6695824b5da27c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gad1f597c9d40c025a6695824b5da27c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed680945ce75921ac6e96daef1393250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaed680945ce75921ac6e96daef1393250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5effadce798e53ab37c5aea9300b3b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5effadce798e53ab37c5aea9300b3b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf435fd0746e39790af01effd87f7a2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf435fd0746e39790af01effd87f7a2a2">RCC_CCIPR_ADCSEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaf435fd0746e39790af01effd87f7a2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93ad7ed916a85826c05408f2907b11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa93ad7ed916a85826c05408f2907b11a">RCC_CCIPR_ADCSEL_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaa93ad7ed916a85826c05408f2907b11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6f58f302862c3989be3f4cc7861484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3b6f58f302862c3989be3f4cc7861484">RCC_CCIPR_RNGDIV_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga3b6f58f302862c3989be3f4cc7861484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aaaa67ae7f2cd1d6307f6ee359c99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac7aaaa67ae7f2cd1d6307f6ee359c99d">RCC_CCIPR_RNGDIV_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gac7aaaa67ae7f2cd1d6307f6ee359c99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda398435ade49ff56095549c93a970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4eda398435ade49ff56095549c93a970">RCC_CCIPR_RNGSEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga4eda398435ade49ff56095549c93a970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaacd0948e62a202b488d97faf7735a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafaacd0948e62a202b488d97faf7735a0">RCC_CCIPR_RNGSEL_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gafaacd0948e62a202b488d97faf7735a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbe37294b5067434200dc3ed1619408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3cbe37294b5067434200dc3ed1619408">RCC_CCIPR_TIM15SEL_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3cbe37294b5067434200dc3ed1619408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8efe2c85fb018ddbbb1fe0f868883ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab8efe2c85fb018ddbbb1fe0f868883ee">RCC_CCIPR_TIM15SEL_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab8efe2c85fb018ddbbb1fe0f868883ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896b54f412cb60ab2760c715699b87a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga896b54f412cb60ab2760c715699b87a1">RCC_CCIPR_TIM1SEL_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga896b54f412cb60ab2760c715699b87a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3562e52884db2bd8fec89b5c50915686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3562e52884db2bd8fec89b5c50915686">RCC_CCIPR_TIM1SEL_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga3562e52884db2bd8fec89b5c50915686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32c7e32bacc9cee6dff286ca2fa7117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac32c7e32bacc9cee6dff286ca2fa7117">RCC_CCIPR_LPTIM2SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac32c7e32bacc9cee6dff286ca2fa7117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1db26bb09351ecf80b7f639e09b634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaee1db26bb09351ecf80b7f639e09b634">RCC_CCIPR_LPTIM2SEL_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaee1db26bb09351ecf80b7f639e09b634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca36fcd5e490a531d36943a840934cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7ca36fcd5e490a531d36943a840934cf">RCC_CCIPR_LPTIM1SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga7ca36fcd5e490a531d36943a840934cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d7a59240e57b511ce68fa3f933bb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga82d7a59240e57b511ce68fa3f933bb39">RCC_CCIPR_LPTIM1SEL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga82d7a59240e57b511ce68fa3f933bb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5383de81711d047a5efcc6b46e92393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf5383de81711d047a5efcc6b46e92393">RCC_CCIPR_I2S1SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaf5383de81711d047a5efcc6b46e92393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd0e945c830b85c994933fa63525e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafbd0e945c830b85c994933fa63525e76">RCC_CCIPR_I2S1SEL_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gafbd0e945c830b85c994933fa63525e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b9ae8d49787d7afef90d6227624c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac9b9ae8d49787d7afef90d6227624c32">RCC_CCIPR_I2C1SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac9b9ae8d49787d7afef90d6227624c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de0e014fadc7100dddd5b7f186bec94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7de0e014fadc7100dddd5b7f186bec94">RCC_CCIPR_I2C1SEL_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7de0e014fadc7100dddd5b7f186bec94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad415652e22c1ed8727ad887b084d46c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad415652e22c1ed8727ad887b084d46c7">RCC_CCIPR_LPUART1SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gad415652e22c1ed8727ad887b084d46c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a69b2d8cef7f4c73145cbc3a7176a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3a69b2d8cef7f4c73145cbc3a7176a6d">RCC_CCIPR_LPUART1SEL_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga3a69b2d8cef7f4c73145cbc3a7176a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53c655c2d3cdce81ba944195450fa0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf53c655c2d3cdce81ba944195450fa0f">RCC_CCIPR_CECSEL_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf53c655c2d3cdce81ba944195450fa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb45f866d4184ab5b54135d9f94cc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7bb45f866d4184ab5b54135d9f94cc60">RCC_CCIPR_CECSEL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7bb45f866d4184ab5b54135d9f94cc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83f0293971933e5380f314c3e4fedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa83f0293971933e5380f314c3e4fedd5">RCC_CCIPR_USART2SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaa83f0293971933e5380f314c3e4fedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684f0fe9a94a26b3eb242c6c13fd1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga684f0fe9a94a26b3eb242c6c13fd1374">RCC_CCIPR_USART2SEL_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga684f0fe9a94a26b3eb242c6c13fd1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6fa1dd83682f47a6c9b6de45f3be81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7e6fa1dd83682f47a6c9b6de45f3be81">RCC_CCIPR_USART1SEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga7e6fa1dd83682f47a6c9b6de45f3be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326828a17dc7113aaa1e9043d331c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga326828a17dc7113aaa1e9043d331c9e4">RCC_CCIPR_USART1SEL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga326828a17dc7113aaa1e9043d331c9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55399cf055b6581bc74be6059cab2cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga55399cf055b6581bc74be6059cab2cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab489bcd8bef87f479cdcc3802240aa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gab489bcd8bef87f479cdcc3802240aa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga811233fc28c0285b701a2e14c7a0aa65">RCC_BDCR_RTCSEL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0703d555881fc61e5de42903ebd3ce8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0703d555881fc61e5de42903ebd3ce8d">RCC_BDCR_RTCSEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga0703d555881fc61e5de42903ebd3ce8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5b1ba92fa8e25dab72eb889a3f005be0">RCC_BDCR_LSEDRV_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931a0a46049ed8abf41a510dd11c866b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga931a0a46049ed8abf41a510dd11c866b">RCC_BDCR_LSEDRV_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga931a0a46049ed8abf41a510dd11c866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef30699bfeb9f66eb5eb6ba8022da8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaef30699bfeb9f66eb5eb6ba8022da8e1">RCC_CSR_PWRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:gaef30699bfeb9f66eb5eb6ba8022da8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac305858312af29247bf73aa48e59fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac305858312af29247bf73aa48e59fcb6">rcc_apb2_frequency</a>&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gac305858312af29247bf73aa48e59fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ace0692a17320b9db01d669da358352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9ace0692a17320b9db01d669da358352">_REG_BIT</a>(offset,  bit)&#160;&#160;&#160;(((offset) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga9ace0692a17320b9db01d669da358352"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>, 
<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>, 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4">RCC_GPIOF</a> = _REG_BIT(RCC_IOPENR_OFFSET, 5), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779">RCC_GPIOE</a> = _REG_BIT(RCC_IOPENR_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e">RCC_GPIOD</a> = _REG_BIT(RCC_IOPENR_OFFSET, 3), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea">RCC_GPIOC</a> = _REG_BIT(RCC_IOPENR_OFFSET, 2), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c">RCC_GPIOB</a> = _REG_BIT(RCC_IOPENR_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a> = _REG_BIT(RCC_IOPENR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d">RCC_RNG</a> = _REG_BIT(RCC_AHBENR_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812">RCC_AES</a> = _REG_BIT(RCC_AHBENR_OFFSET, 16), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346">RCC_CRC</a> = _REG_BIT(RCC_AHBENR_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b">RCC_FLASH</a> = _REG_BIT(RCC_AHBENR_OFFSET, 8), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3">RCC_DMA</a> = _REG_BIT(RCC_AHBENR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546">RCC_DMA1</a> = _REG_BIT(RCC_AHBENR_OFFSET, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26">RCC_LPTIM1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 31), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8">RCC_LPTIM2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 30), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f">RCC_DAC1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 29), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b">RCC_PWR</a> = _REG_BIT(RCC_APBENR1_OFFSET, 28), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e">RCC_DBG</a> = _REG_BIT(RCC_APBENR1_OFFSET, 27), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028">RCC_UCPD1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 26), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f">RCC_UCPD2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 25), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7">RCC_CEC</a> = _REG_BIT(RCC_APBENR1_OFFSET, 24), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a">RCC_I2C2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 22), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0">RCC_I2C1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 21), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4">RCC_LPUART1</a> = _REG_BIT(RCC_APBENR1_OFFSET, 20), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2">RCC_USART4</a> = _REG_BIT(RCC_APBENR1_OFFSET, 19), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155">RCC_USART3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b">RCC_USART2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c">RCC_SPI2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb">RCC_TIM7</a> = _REG_BIT(RCC_APBENR1_OFFSET, 5), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69">RCC_TIM6</a> = _REG_BIT(RCC_APBENR1_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a> = _REG_BIT(RCC_APBENR1_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a> = _REG_BIT(RCC_APBENR1_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385">RCC_ADC</a> = _REG_BIT(RCC_APBENR2_OFFSET, 20), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3">RCC_TIM17</a> = _REG_BIT(RCC_APBENR2_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e">RCC_TIM16</a> = _REG_BIT(RCC_APBENR2_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5">RCC_TIM15</a> = _REG_BIT(RCC_APBENR2_OFFSET, 16), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709">RCC_TIM14</a> = _REG_BIT(RCC_APBENR2_OFFSET, 15), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8">RCC_USART1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953">RCC_SPI1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a> = _REG_BIT(RCC_APBENR2_OFFSET, 11), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35">RCC_SYSCFG</a> = _REG_BIT(RCC_APBENR2_OFFSET, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97">SCC_GPIOF</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 5), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98">SCC_GPIOE</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53">SCC_GPIOD</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 3), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7">SCC_GPIOC</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 2), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc">SCC_GPIOB</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af">SCC_GPIOA</a> = _REG_BIT(RCC_IOPSMENR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035">SCC_RNG</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707">SCC_AES</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 16), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac">SCC_CRC</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d">SCC_FLASH</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 8), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8">SCC_DMA</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300">SCC_DMA1</a> = _REG_BIT(RCC_AHBSMENR_OFFSET, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56">SCC_LPTIM1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 31), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad">SCC_LPTIM2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 30), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7">SCC_DAC1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 29), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633">SCC_PWR</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 28), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5">SCC_DBG</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 27), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a">SCC_UCPD1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 26), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af">SCC_UCPD2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 25), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578">SCC_CEC</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 24), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214">SCC_I2C2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 22), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5">SCC_I2C1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 21), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903">SCC_LPUART1</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 20), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b">SCC_USART4</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 19), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb">SCC_USART3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc">SCC_USART2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3">SCC_SPI2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838">SCC_TIM7</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 5), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5">SCC_TIM6</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8">SCC_TIM3</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3">SCC_TIM2</a> = _REG_BIT(RCC_APBSMENR1_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d">SCC_ADC</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 20), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f">SCC_TIM17</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07">SCC_TIM16</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f">SCC_TIM15</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 16), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32">SCC_TIM14</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 15), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1">SCC_USART1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7">SCC_SPI1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773">SCC_TIM1</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 11), 
<a class="el" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d">SCC_SYSCFG</a> = _REG_BIT(RCC_APBSMENR2_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb">RST_GPIOF</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 5), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b">RST_GPIOE</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e">RST_GPIOD</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 3), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208">RST_GPIOC</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 2), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26">RST_GPIOB</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5">RST_GPIOA</a> = _REG_BIT(RCC_IOPRSTR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4">RST_RNG</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5">RST_AES</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 16), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61">RST_CRC</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e">RST_FLASH</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 8), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c">RST_DMA</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2">RST_DMA1</a> = _REG_BIT(RCC_AHBRSTR_OFFSET, 0), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a">RST_LPTIM1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 31), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8">RST_LPTIM2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 30), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764">RST_DAC1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 29), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044">RST_PWR</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 28), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c">RST_DBG</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 27), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6">RST_UCPD1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 26), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92">RST_UCPD2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 25), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a">RST_CEC</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 24), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8">RST_I2C2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 22), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae">RST_I2C1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 21), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775">RST_LPUART1</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 20), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0">RST_USART4</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 19), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da">RST_USART3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24">RST_USART2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe">RST_SPI2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa">RST_TIM7</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 5), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a">RST_TIM6</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 4), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3">RST_TIM3</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 1), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304">RST_TIM2</a> = _REG_BIT(RCC_APBRSTR1_OFFSET, 0), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5">RST_ADC</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 20), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e">RST_TIM17</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 18), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5">RST_TIM16</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 17), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2">RST_TIM15</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 16), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247">RST_TIM14</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 15), 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1">RST_USART1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 14), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc">RST_SPI1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 12), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf">RST_TIM1</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 11), 
<a class="el" href="group__rcc__defines.html#gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2">RST_SYSCFG</a> = _REG_BIT(RCC_APBRSTR2_OFFSET, 0)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110888bbf867801a32e47160f98acd06"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a> { <br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a">RCC_CLOCK_CONFIG_LSI_32KHZ</a>, 
<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350">RCC_CLOCK_CONFIG_HSI_4MHZ</a>, 
<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c">RCC_CLOCK_CONFIG_HSI_16MHZ</a>, 
<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5">RCC_CLOCK_CONFIG_HSI_PLL_32MHZ</a>, 
<br />
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd">RCC_CLOCK_CONFIG_HSI_PLL_64MHZ</a>, 
<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e">RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ</a>, 
<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>
<br />
 }</td></tr>
<tr class="separator:ga110888bbf867801a32e47160f98acd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd82204202c577cffe2a434c730bf375"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafd82204202c577cffe2a434c730bf375">rcc_set_sysclk_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:gafd82204202c577cffe2a434c730bf375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Source for the System Clock.  <a href="#gafd82204202c577cffe2a434c730bf375">More...</a><br /></td></tr>
<tr class="separator:gafd82204202c577cffe2a434c730bf375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa768e6d3787b02f6dc93c8392b879ef7">rcc_wait_for_sysclk_status</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait until system clock switched to given oscillator.  <a href="#gaa768e6d3787b02f6dc93c8392b879ef7">More...</a><br /></td></tr>
<tr class="separator:gaa768e6d3787b02f6dc93c8392b879ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229c85444fc847f9102dedab40c9165f"><td class="memItemLeft" align="right" valign="top">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga229c85444fc847f9102dedab40c9165f">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga229c85444fc847f9102dedab40c9165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the clock source which is used as system clock.  <a href="#ga229c85444fc847f9102dedab40c9165f">More...</a><br /></td></tr>
<tr class="separator:ga229c85444fc847f9102dedab40c9165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pll source.  <a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ecbc8607f58a3d8b3647724261a738"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga20ecbc8607f58a3d8b3647724261a738">rcc_set_main_pll</a> (uint32_t source, uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq, uint32_t pllr)</td></tr>
<tr class="memdesc:ga20ecbc8607f58a3d8b3647724261a738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pll source and output frequencies.  <a href="#ga20ecbc8607f58a3d8b3647724261a738">More...</a><br /></td></tr>
<tr class="separator:ga20ecbc8607f58a3d8b3647724261a738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18eb2578316f07c4c152b24928498b6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga18eb2578316f07c4c152b24928498b6d">rcc_enable_pllp</a> (bool enable)</td></tr>
<tr class="memdesc:ga18eb2578316f07c4c152b24928498b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL P clock output.  <a href="#ga18eb2578316f07c4c152b24928498b6d">More...</a><br /></td></tr>
<tr class="separator:ga18eb2578316f07c4c152b24928498b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga66006b568fa03cf5fb081ffa90a36d8f">rcc_enable_pllq</a> (bool enable)</td></tr>
<tr class="memdesc:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL Q clock output.  <a href="#ga66006b568fa03cf5fb081ffa90a36d8f">More...</a><br /></td></tr>
<tr class="separator:ga66006b568fa03cf5fb081ffa90a36d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa258ac09581312545b0138b694fdbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0aa258ac09581312545b0138b694fdbb">rcc_enable_pllr</a> (bool enable)</td></tr>
<tr class="memdesc:ga0aa258ac09581312545b0138b694fdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL R clock output.  <a href="#ga0aa258ac09581312545b0138b694fdbb">More...</a><br /></td></tr>
<tr class="separator:ga0aa258ac09581312545b0138b694fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a> (uint32_t ppre)</td></tr>
<tr class="memdesc:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure APB peripheral clock prescaler.  <a href="#ga05a5e2fab5bb6e8de484b83588a29bee">More...</a><br /></td></tr>
<tr class="separator:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure AHB peripheral clock prescaler.  <a href="#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga410efa93b0d73a995d5a09c0d4a7e8a7">rcc_set_hsisys_div</a> (uint32_t hsidiv)</td></tr>
<tr class="memdesc:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure HSI16 clock division factor to feed SYSCLK.  <a href="#ga410efa93b0d73a995d5a09c0d4a7e8a7">More...</a><br /></td></tr>
<tr class="separator:ga410efa93b0d73a995d5a09c0d4a7e8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49393bf435c0fe9ba573917154d03b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf49393bf435c0fe9ba573917154d03b4">rcc_set_mcopre</a> (uint32_t mcopre)</td></tr>
<tr class="memdesc:gaf49393bf435c0fe9ba573917154d03b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure mco prescaler.  <a href="#gaf49393bf435c0fe9ba573917154d03b4">More...</a><br /></td></tr>
<tr class="separator:gaf49393bf435c0fe9ba573917154d03b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga97a14bcd681acbfdd75141e0bd65f7c7">rcc_clock_setup</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI).  <a href="#ga97a14bcd681acbfdd75141e0bd65f7c7">More...</a><br /></td></tr>
<tr class="separator:ga97a14bcd681acbfdd75141e0bd65f7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab596f876b0d6d5ecda0e81cf177eae3b">rcc_set_rng_clk_div</a> (uint32_t rng_div)</td></tr>
<tr class="memdesc:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup RNG Peripheral Clock Divider.  <a href="#gab596f876b0d6d5ecda0e81cf177eae3b">More...</a><br /></td></tr>
<tr class="separator:gab596f876b0d6d5ecda0e81cf177eae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7df8e8d17e0d4ddfaf0f91f08f154df7">rcc_set_peripheral_clk_sel</a> (uint32_t periph, uint32_t sel)</td></tr>
<tr class="memdesc:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the peripheral clock source.  <a href="#ga7df8e8d17e0d4ddfaf0f91f08f154df7">More...</a><br /></td></tr>
<tr class="separator:ga7df8e8d17e0d4ddfaf0f91f08f154df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e91ee34c2bccf6919637aae7d965e1"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga98e91ee34c2bccf6919637aae7d965e1">rcc_clock_config</a> [<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>]</td></tr>
<tr class="separator:ga98e91ee34c2bccf6919637aae7d965e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>Defined Constants and Types for the STM32G0xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span style="display: none;">.nosp@m.</span>n@se<span style="display: none;">.nosp@m.</span>znam.<span style="display: none;">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9ace0692a17320b9db01d669da358352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ace0692a17320b9db01d669da358352">&#9670;&nbsp;</a></span>_REG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _REG_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">bit&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((offset) &lt;&lt; 5) + (bit))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00626">626</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80336b2b7c3c43e36370c84ab122b1f">&#9670;&nbsp;</a></span>RCC_AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga96bfd6e064baafeed32dcaff3c2994f7">RCC_AHBENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00056">56</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96bfd6e064baafeed32dcaff3c2994f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bfd6e064baafeed32dcaff3c2994f7">&#9670;&nbsp;</a></span>RCC_AHBENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBENR_OFFSET&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97b07e757b67cb8711ca5d20ea8ad3e">&#9670;&nbsp;</a></span>RCC_AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga0367753e8684598b702379ec4de580fc">RCC_AHBRSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00048">48</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0367753e8684598b702379ec4de580fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0367753e8684598b702379ec4de580fc">&#9670;&nbsp;</a></span>RCC_AHBRSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBRSTR_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00047">47</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gae2f2dd703c954bf332768e4e68c89ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f2dd703c954bf332768e4e68c89ffe">&#9670;&nbsp;</a></span>RCC_AHBSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBSMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga96b5b5d8f9c6322781c2baaa5516966d">RCC_AHBSMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00064">64</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga96b5b5d8f9c6322781c2baaa5516966d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b5b5d8f9c6322781c2baaa5516966d">&#9670;&nbsp;</a></span>RCC_AHBSMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHBSMENR_OFFSET&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00063">63</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac305858312af29247bf73aa48e59fcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac305858312af29247bf73aa48e59fcb6">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rcc_apb2_frequency&#160;&#160;&#160;<a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00622">622</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>

</div>
</div>
<a id="gaac68955550c4b33aef74d00063ba0ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac68955550c4b33aef74d00063ba0ef6">&#9670;&nbsp;</a></span>RCC_APBENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gadff8b4032bd27427245583a3968aaed9">RCC_APBENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00058">58</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadff8b4032bd27427245583a3968aaed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff8b4032bd27427245583a3968aaed9">&#9670;&nbsp;</a></span>RCC_APBENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR1_OFFSET&#160;&#160;&#160;0x3c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5ec83e656418f0f08464d96283474e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec83e656418f0f08464d96283474e3b">&#9670;&nbsp;</a></span>RCC_APBENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga8d1a26fdffeacf305aa3d25df29a7f12">RCC_APBENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00060">60</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga8d1a26fdffeacf305aa3d25df29a7f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1a26fdffeacf305aa3d25df29a7f12">&#9670;&nbsp;</a></span>RCC_APBENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBENR2_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga28d3de7bc334a829b6869ad30d467927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d3de7bc334a829b6869ad30d467927">&#9670;&nbsp;</a></span>RCC_APBRSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga9e2cfda178ca761a97613021733630e3">RCC_APBRSTR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00050">50</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga9e2cfda178ca761a97613021733630e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2cfda178ca761a97613021733630e3">&#9670;&nbsp;</a></span>RCC_APBRSTR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR1_OFFSET&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00049">49</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga86216eff7f674131fd3997c1e651596d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86216eff7f674131fd3997c1e651596d">&#9670;&nbsp;</a></span>RCC_APBRSTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gadf92e153d83c225524e5db51c2283731">RCC_APBRSTR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00052">52</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadf92e153d83c225524e5db51c2283731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf92e153d83c225524e5db51c2283731">&#9670;&nbsp;</a></span>RCC_APBRSTR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBRSTR2_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00051">51</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gadd6023a702f14ffd8012875a53bf00b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6023a702f14ffd8012875a53bf00b8">&#9670;&nbsp;</a></span>RCC_APBSMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga494d7ee62832e026b1588a352b90e203">RCC_APBSMENR1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00066">66</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga494d7ee62832e026b1588a352b90e203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga494d7ee62832e026b1588a352b90e203">&#9670;&nbsp;</a></span>RCC_APBSMENR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR1_OFFSET&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00065">65</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf404cb6299b2e4b3065d75e99582b9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf404cb6299b2e4b3065d75e99582b9bc">&#9670;&nbsp;</a></span>RCC_APBSMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga2bc87ee2e95f4d8052aeefe4f7e2886c">RCC_APBSMENR2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00068">68</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga2bc87ee2e95f4d8052aeefe4f7e2886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bc87ee2e95f4d8052aeefe4f7e2886c">&#9670;&nbsp;</a></span>RCC_APBSMENR2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APBSMENR2_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00067">67</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x5c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00070">70</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00244">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00214">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00574">574</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gab489bcd8bef87f479cdcc3802240aa0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab489bcd8bef87f479cdcc3802240aa0a">&#9670;&nbsp;</a></span>RCC_BDCR_LSCOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSCOEN&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00573">573</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga55399cf055b6581bc74be6059cab2cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55399cf055b6581bc74be6059cab2cf0">&#9670;&nbsp;</a></span>RCC_BDCR_LSCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSCOSEL&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00572">572</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00597">597</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00244">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00214">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a id="ga931a0a46049ed8abf41a510dd11c866b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931a0a46049ed8abf41a510dd11c866b">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00588">588</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5b1ba92fa8e25dab72eb889a3f005be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1ba92fa8e25dab72eb889a3f005be0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEDRV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEDRV_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00587">587</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00599">599</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00598">598</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00575">575</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0703d555881fc61e5de42903ebd3ce8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0703d555881fc61e5de42903ebd3ce8d">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00578">578</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga811233fc28c0285b701a2e14c7a0aa65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811233fc28c0285b701a2e14c7a0aa65">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00577">577</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga55b61daf8c755ef0342861012001c695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b61daf8c755ef0342861012001c695">&#9670;&nbsp;</a></span>RCC_CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00069">69</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>, and <a class="el" href="rcc_8c_source.html#l00492">rcc_set_rng_clk_div()</a>.</p>

</div>
</div>
<a id="gaf435fd0746e39790af01effd87f7a2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf435fd0746e39790af01effd87f7a2a2">&#9670;&nbsp;</a></span>RCC_CCIPR_ADCSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_ADCSEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00448">448</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gaa93ad7ed916a85826c05408f2907b11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93ad7ed916a85826c05408f2907b11a">&#9670;&nbsp;</a></span>RCC_CCIPR_ADCSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_ADCSEL_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00449">449</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gaf53c655c2d3cdce81ba944195450fa0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf53c655c2d3cdce81ba944195450fa0f">&#9670;&nbsp;</a></span>RCC_CCIPR_CECSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_CECSEL_MASK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00542">542</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga7bb45f866d4184ab5b54135d9f94cc60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb45f866d4184ab5b54135d9f94cc60">&#9670;&nbsp;</a></span>RCC_CCIPR_CECSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_CECSEL_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00543">543</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gac9b9ae8d49787d7afef90d6227624c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9b9ae8d49787d7afef90d6227624c32">&#9670;&nbsp;</a></span>RCC_CCIPR_I2C1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_I2C1SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00523">523</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga7de0e014fadc7100dddd5b7f186bec94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de0e014fadc7100dddd5b7f186bec94">&#9670;&nbsp;</a></span>RCC_CCIPR_I2C1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_I2C1SEL_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00524">524</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf5383de81711d047a5efcc6b46e92393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5383de81711d047a5efcc6b46e92393">&#9670;&nbsp;</a></span>RCC_CCIPR_I2S1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_I2S1SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00513">513</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gafbd0e945c830b85c994933fa63525e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd0e945c830b85c994933fa63525e76">&#9670;&nbsp;</a></span>RCC_CCIPR_I2S1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_I2S1SEL_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00514">514</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga7ca36fcd5e490a531d36943a840934cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca36fcd5e490a531d36943a840934cf">&#9670;&nbsp;</a></span>RCC_CCIPR_LPTIM1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPTIM1SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00503">503</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga82d7a59240e57b511ce68fa3f933bb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d7a59240e57b511ce68fa3f933bb39">&#9670;&nbsp;</a></span>RCC_CCIPR_LPTIM1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPTIM1SEL_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00504">504</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gac32c7e32bacc9cee6dff286ca2fa7117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac32c7e32bacc9cee6dff286ca2fa7117">&#9670;&nbsp;</a></span>RCC_CCIPR_LPTIM2SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPTIM2SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00493">493</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gaee1db26bb09351ecf80b7f639e09b634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee1db26bb09351ecf80b7f639e09b634">&#9670;&nbsp;</a></span>RCC_CCIPR_LPTIM2SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPTIM2SEL_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00494">494</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gad415652e22c1ed8727ad887b084d46c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad415652e22c1ed8727ad887b084d46c7">&#9670;&nbsp;</a></span>RCC_CCIPR_LPUART1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPUART1SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00532">532</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3a69b2d8cef7f4c73145cbc3a7176a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a69b2d8cef7f4c73145cbc3a7176a6d">&#9670;&nbsp;</a></span>RCC_CCIPR_LPUART1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_LPUART1SEL_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00533">533</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3b6f58f302862c3989be3f4cc7861484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6f58f302862c3989be3f4cc7861484">&#9670;&nbsp;</a></span>RCC_CCIPR_RNGDIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_RNGDIV_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00457">457</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00492">rcc_set_rng_clk_div()</a>.</p>

</div>
</div>
<a id="gac7aaaa67ae7f2cd1d6307f6ee359c99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7aaaa67ae7f2cd1d6307f6ee359c99d">&#9670;&nbsp;</a></span>RCC_CCIPR_RNGDIV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_RNGDIV_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00458">458</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00492">rcc_set_rng_clk_div()</a>.</p>

</div>
</div>
<a id="ga4eda398435ade49ff56095549c93a970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eda398435ade49ff56095549c93a970">&#9670;&nbsp;</a></span>RCC_CCIPR_RNGSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_RNGSEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00467">467</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gafaacd0948e62a202b488d97faf7735a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaacd0948e62a202b488d97faf7735a0">&#9670;&nbsp;</a></span>RCC_CCIPR_RNGSEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_RNGSEL_SHIFT&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00468">468</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga3cbe37294b5067434200dc3ed1619408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cbe37294b5067434200dc3ed1619408">&#9670;&nbsp;</a></span>RCC_CCIPR_TIM15SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_TIM15SEL_MASK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00477">477</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gab8efe2c85fb018ddbbb1fe0f868883ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8efe2c85fb018ddbbb1fe0f868883ee">&#9670;&nbsp;</a></span>RCC_CCIPR_TIM15SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_TIM15SEL_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00478">478</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga896b54f412cb60ab2760c715699b87a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896b54f412cb60ab2760c715699b87a1">&#9670;&nbsp;</a></span>RCC_CCIPR_TIM1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_TIM1SEL_MASK&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00485">485</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga3562e52884db2bd8fec89b5c50915686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3562e52884db2bd8fec89b5c50915686">&#9670;&nbsp;</a></span>RCC_CCIPR_TIM1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_TIM1SEL_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00486">486</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga7e6fa1dd83682f47a6c9b6de45f3be81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6fa1dd83682f47a6c9b6de45f3be81">&#9670;&nbsp;</a></span>RCC_CCIPR_USART1SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_USART1SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00560">560</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga326828a17dc7113aaa1e9043d331c9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326828a17dc7113aaa1e9043d331c9e4">&#9670;&nbsp;</a></span>RCC_CCIPR_USART1SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_USART1SEL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00561">561</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="gaa83f0293971933e5380f314c3e4fedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa83f0293971933e5380f314c3e4fedd5">&#9670;&nbsp;</a></span>RCC_CCIPR_USART2SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_USART2SEL_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00550">550</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga684f0fe9a94a26b3eb242c6c13fd1374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684f0fe9a94a26b3eb242c6c13fd1374">&#9670;&nbsp;</a></span>RCC_CCIPR_USART2SEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CCIPR_USART2SEL_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00551">551</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00503">rcc_set_peripheral_clk_sel()</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00040">40</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00400">rcc_set_hpre()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00197">rcc_set_mco()</a>, <a class="el" href="rcc_8c_source.html#l00426">rcc_set_mcopre()</a>, <a class="el" href="rcc_8c_source.html#l00387">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00225">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00260">rcc_system_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00283">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a id="ga437d3c7d4232b6563cda9b2789d2b7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437d3c7d4232b6563cda9b2789d2b7e5">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00159">159</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00400">rcc_set_hpre()</a>.</p>

</div>
</div>
<a id="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe81fd6d8e84f74aa4f2e31f26aa2819">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00160">160</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00400">rcc_set_hpre()</a>.</p>

</div>
</div>
<a id="gaff9c7eae80be545a3ffdacf0ba163c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff9c7eae80be545a3ffdacf0ba163c36">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_MASK&#160;&#160;&#160;0xf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00130">130</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00197">rcc_set_mco()</a>.</p>

</div>
</div>
<a id="ga312a8b71910c2651fecef435f8fc8a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312a8b71910c2651fecef435f8fc8a69">&#9670;&nbsp;</a></span>RCC_CFGR_MCO_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00129">129</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00197">rcc_set_mco()</a>.</p>

</div>
</div>
<a id="ga60545c4e488c3b498f8183086029f8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60545c4e488c3b498f8183086029f8a5">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00114">114</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00426">rcc_set_mcopre()</a>.</p>

</div>
</div>
<a id="ga562bc8e3d48d9685f439fb7d150030b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga562bc8e3d48d9685f439fb7d150030b0">&#9670;&nbsp;</a></span>RCC_CFGR_MCOPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCOPRE_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00113">113</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00426">rcc_set_mcopre()</a>.</p>

</div>
</div>
<a id="ga799db1d60d1ea18f31ac93318b38c6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799db1d60d1ea18f31ac93318b38c6a0">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00145">145</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00387">rcc_set_ppre()</a>.</p>

</div>
</div>
<a id="ga090810d5cd0e7bbc2bf388237fcb003c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090810d5cd0e7bbc2bf388237fcb003c">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00146">146</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00387">rcc_set_ppre()</a>.</p>

</div>
</div>
<a id="ga7e5e28699fe923870e15fef3651ff3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5e28699fe923870e15fef3651ff3ef">&#9670;&nbsp;</a></span>RCC_CFGR_SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00189">189</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00225">rcc_set_sysclk_source()</a>.</p>

</div>
</div>
<a id="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ff0e57acf7fa261817c5ee5cb714c7">&#9670;&nbsp;</a></span>RCC_CFGR_SW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00190">190</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00225">rcc_set_sysclk_source()</a>.</p>

</div>
</div>
<a id="ga451045d952eb1caaa0090c9e8dc75082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga451045d952eb1caaa0090c9e8dc75082">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00176">176</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00260">rcc_system_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00283">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a id="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee06473ada7ed1bf2cae8e52ce2e9ab">&#9670;&nbsp;</a></span>RCC_CFGR_SWS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00177">177</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00260">rcc_system_clock_source()</a>, and <a class="el" href="rcc_8c_source.html#l00283">rcc_wait_for_sysclk_status()</a>.</p>

</div>
</div>
<a id="ga3183214298f7807a45106697f39c26d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3183214298f7807a45106697f39c26d6">&#9670;&nbsp;</a></span>RCC_CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00044">44</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00211">rcc_css_int_clear()</a>.</p>

</div>
</div>
<a id="ga5effadce798e53ab37c5aea9300b3b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5effadce798e53ab37c5aea9300b3b23">&#9670;&nbsp;</a></span>RCC_CICR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_CSSC&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00285">285</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00211">rcc_css_int_clear()</a>.</p>

</div>
</div>
<a id="ga93a9d7d137fc8b7e01af7aabc3d6d42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a9d7d137fc8b7e01af7aabc3d6d42a">&#9670;&nbsp;</a></span>RCC_CICR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_HSERDYC&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00287">287</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0c463351fe85650ed1f8e1fc9a1ce79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c463351fe85650ed1f8e1fc9a1ce79d">&#9670;&nbsp;</a></span>RCC_CICR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_HSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00288">288</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaed680945ce75921ac6e96daef1393250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed680945ce75921ac6e96daef1393250">&#9670;&nbsp;</a></span>RCC_CICR_LSECSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_LSECSSC&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00284">284</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5ab791dab5d2c0e53094c7150e96eb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab791dab5d2c0e53094c7150e96eb33">&#9670;&nbsp;</a></span>RCC_CICR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_LSERDYC&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00289">289</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4b3873e100ebe8a67fe148de1c8a9caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3873e100ebe8a67fe148de1c8a9caf">&#9670;&nbsp;</a></span>RCC_CICR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_LSIRDYC&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00290">290</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3c21ea94e557cddcb31e69b7e5e190c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c21ea94e557cddcb31e69b7e5e190c7">&#9670;&nbsp;</a></span>RCC_CICR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CICR_PLLRDYC&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00286">286</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga87ecbbce21dd0f5382b179f43cfc122d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ecbbce21dd0f5382b179f43cfc122d">&#9670;&nbsp;</a></span>RCC_CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00042">42</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaeb0c561e89a201a4f7b3e3e2d06ef962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0c561e89a201a4f7b3e3e2d06ef962">&#9670;&nbsp;</a></span>RCC_CIER_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER_HSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00267">267</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac160361e00b75ce6f2b146aa28a9b1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac160361e00b75ce6f2b146aa28a9b1f3">&#9670;&nbsp;</a></span>RCC_CIER_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER_HSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00268">268</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga7a77e3588bfc97b548db842429f4f450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a77e3588bfc97b548db842429f4f450">&#9670;&nbsp;</a></span>RCC_CIER_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER_LSERDYIE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00269">269</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac87846f04143aeef0fabf04ca6453f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac87846f04143aeef0fabf04ca6453f1a">&#9670;&nbsp;</a></span>RCC_CIER_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER_LSIRDYIE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00270">270</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gad9e6e956551977ee6154c4079a2991ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e6e956551977ee6154c4079a2991ba">&#9670;&nbsp;</a></span>RCC_CIER_PLLRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIER_PLLRDYIE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00266">266</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4655433de1d0ce076c990d59923c0f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4655433de1d0ce076c990d59923c0f02">&#9670;&nbsp;</a></span>RCC_CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00043">43</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00216">rcc_css_int_flag()</a>.</p>

</div>
</div>
<a id="gac7ca64b3739a65df1bdb70cec7be93d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ca64b3739a65df1bdb70cec7be93d9">&#9670;&nbsp;</a></span>RCC_CIFR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_CSSF&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00275">275</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00216">rcc_css_int_flag()</a>.</p>

</div>
</div>
<a id="ga5d12419149aa1342fc0d0a79ae380c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d12419149aa1342fc0d0a79ae380c50">&#9670;&nbsp;</a></span>RCC_CIFR_HSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_HSERDYF&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00277">277</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga035d773e029fec439d29551774b9304a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035d773e029fec439d29551774b9304a">&#9670;&nbsp;</a></span>RCC_CIFR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_HSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00278">278</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga0f50f7bc98c719172190873cc10bf5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f50f7bc98c719172190873cc10bf5b5">&#9670;&nbsp;</a></span>RCC_CIFR_LSECSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_LSECSSF&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00274">274</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1559f0774dd54852c12a02bf7b867b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1559f0774dd54852c12a02bf7b867b93">&#9670;&nbsp;</a></span>RCC_CIFR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_LSERDYF&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00279">279</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gad1f597c9d40c025a6695824b5da27c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f597c9d40c025a6695824b5da27c13">&#9670;&nbsp;</a></span>RCC_CIFR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_LSIRDYF&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00280">280</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">&#9670;&nbsp;</a></span>RCC_CIFR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIFR_PLLRDYF&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00276">276</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00038">38</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00206">rcc_css_disable()</a>, <a class="el" href="rcc_8c_source.html#l00201">rcc_css_enable()</a>, <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00244">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00214">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>, and <a class="el" href="rcc_8c_source.html#l00413">rcc_set_hsisys_div()</a>.</p>

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;(1 &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00079">79</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00206">rcc_css_disable()</a>, and <a class="el" href="rcc_8c_source.html#l00201">rcc_css_enable()</a>.</p>

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00080">80</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00244">rcc_osc_bypass_disable()</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00214">rcc_osc_bypass_enable()</a>.</p>

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00082">82</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00081">81</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

</div>
</div>
<a id="gaaa0f06b1dec6389b5c40302b2ac31bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0f06b1dec6389b5c40302b2ac31bde">&#9670;&nbsp;</a></span>RCC_CR_HSIDIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIDIV_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00085">85</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00413">rcc_set_hsisys_div()</a>.</p>

</div>
</div>
<a id="ga50a7c60a2e7d73594dc9d0a7e75a04a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a7c60a2e7d73594dc9d0a7e75a04a5">&#9670;&nbsp;</a></span>RCC_CR_HSIDIV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIDIV_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00084">84</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00413">rcc_set_hsisys_div()</a>.</p>

</div>
</div>
<a id="gaa9172ae30b26b2daad9442579b8e2dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9172ae30b26b2daad9442579b8e2dd0">&#9670;&nbsp;</a></span>RCC_CR_HSIKERON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIKERON&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00101">101</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00102">102</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00100">100</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00078">78</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00077">77</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00071">71</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00244">rcc_osc_bypass_disable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00214">rcc_osc_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00605">605</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00603">603</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00612">612</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, and <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>.</p>

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00611">611</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

</div>
</div>
<a id="ga14163f80ac0b005217eb318d0639afef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14163f80ac0b005217eb318d0639afef">&#9670;&nbsp;</a></span>RCC_CSR_OBLRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_OBLRSTF&#160;&#160;&#160;(1 &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00609">609</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;(1 &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00608">608</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaef30699bfeb9f66eb5eb6ba8022da8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef30699bfeb9f66eb5eb6ba8022da8e1">&#9670;&nbsp;</a></span>RCC_CSR_PWRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PWRSTF&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00607">607</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;(1 &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00610">610</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00606">606</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00604">604</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga36ef3978721517e6a8493213d531133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ef3978721517e6a8493213d531133c">&#9670;&nbsp;</a></span>RCC_ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00039">39</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gace9da445a31468e55ae5b3a32e33cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace9da445a31468e55ae5b3a32e33cc70">&#9670;&nbsp;</a></span>RCC_ICSCR_HSICAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSICAL_MASK&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00109">109</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga1824c6f3be6d2f36f85bf434fc0aad51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1824c6f3be6d2f36f85bf434fc0aad51">&#9670;&nbsp;</a></span>RCC_ICSCR_HSICAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSICAL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00108">108</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5d4698edfd9f2d872960026ab6a069ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4698edfd9f2d872960026ab6a069ae">&#9670;&nbsp;</a></span>RCC_ICSCR_HSITRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSITRIM_MASK&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00107">107</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga5fa8e19223098658f5dba605986285d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa8e19223098658f5dba605986285d3">&#9670;&nbsp;</a></span>RCC_ICSCR_HSITRIM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ICSCR_HSITRIM_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00106">106</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaefc79ce7b014539aa551c19f150676db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc79ce7b014539aa551c19f150676db">&#9670;&nbsp;</a></span>RCC_IOPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gaeb28730ac7976b62103c9ffd9e5d0337">RCC_IOPENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00054">54</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaeb28730ac7976b62103c9ffd9e5d0337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb28730ac7976b62103c9ffd9e5d0337">&#9670;&nbsp;</a></span>RCC_IOPENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPENR_OFFSET&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00053">53</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga575c5a6430716738e24ea4fce8d942d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga575c5a6430716738e24ea4fce8d942d6">&#9670;&nbsp;</a></span>RCC_IOPRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPRSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#ga703d6b49eb63290b362997bbc2243cbc">RCC_IOPRSTR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00046">46</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga703d6b49eb63290b362997bbc2243cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga703d6b49eb63290b362997bbc2243cbc">&#9670;&nbsp;</a></span>RCC_IOPRSTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPRSTR_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00045">45</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga66946079bc3d2f185d20bba376a87dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66946079bc3d2f185d20bba376a87dc1">&#9670;&nbsp;</a></span>RCC_IOPSMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPSMENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group__rcc__defines.html#gac27afe4d17c55e154cc34f190cf50f02">RCC_IOPSMENR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00062">62</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac27afe4d17c55e154cc34f190cf50f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac27afe4d17c55e154cc34f190cf50f02">&#9670;&nbsp;</a></span>RCC_IOPSMENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_IOPSMENR_OFFSET&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00061">61</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga838793cbec63d7be4f2ec76c8f605de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838793cbec63d7be4f2ec76c8f605de0">&#9670;&nbsp;</a></span>RCC_PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00041">41</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00348">rcc_enable_pllp()</a>, <a class="el" href="rcc_8c_source.html#l00361">rcc_enable_pllq()</a>, <a class="el" href="rcc_8c_source.html#l00374">rcc_enable_pllr()</a>, <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>, and <a class="el" href="rcc_8c_source.html#l00315">rcc_set_pll_source()</a>.</p>

</div>
</div>
<a id="gafaac3bc429eaa475ca5e431a020d4c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaac3bc429eaa475ca5e431a020d4c67">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00246">246</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gad7dcc662cce20de5eb8a10fb189b5c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dcc662cce20de5eb8a10fb189b5c97">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLM_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_SHIFT&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00245">245</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>.</p>

</div>
</div>
<a id="ga90997335764397eb4be02c23676cda4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90997335764397eb4be02c23676cda4a">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_MASK&#160;&#160;&#160;0x7f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00238">238</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga01fadb9f1fc91bb2830620ab5eee5324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01fadb9f1fc91bb2830620ab5eee5324">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_SHIFT&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00237">237</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>.</p>

</div>
</div>
<a id="ga40a7c5938dfdd0ab63dcf3b203da7dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a7c5938dfdd0ab63dcf3b203da7dd4">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_MASK&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00227">227</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gaef2c2e5574b2454c04aea9aae06d3c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef2c2e5574b2454c04aea9aae06d3c92">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00226">226</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>.</p>

</div>
</div>
<a id="ga04599fc122337e5f3ee8979df0c822c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04599fc122337e5f3ee8979df0c822c5">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLPEN&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00235">235</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00348">rcc_enable_pllp()</a>.</p>

</div>
</div>
<a id="gad4784939ce13e81f2cc64dda2b5d8770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4784939ce13e81f2cc64dda2b5d8770">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00216">216</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gac4df0bb6bd16afd9fbf2e30d3089e93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4df0bb6bd16afd9fbf2e30d3089e93c">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_SHIFT&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00215">215</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>.</p>

</div>
</div>
<a id="ga81cc940b56c46a5e448f7c84263b6be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81cc940b56c46a5e448f7c84263b6be5">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQEN&#160;&#160;&#160;(1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00224">224</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00361">rcc_enable_pllq()</a>.</p>

</div>
</div>
<a id="ga1d434ca0178b0806d56ecaeba5b77e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d434ca0178b0806d56ecaeba5b77e31">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLR_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00205">205</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="gab97b96fa0fd9d3d4386ed56bb700e4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97b96fa0fd9d3d4386ed56bb700e4e6">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLR_SHIFT&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00204">204</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>.</p>

</div>
</div>
<a id="gadfa9da7446c63cd5b888d03a80171562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfa9da7446c63cd5b888d03a80171562">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLREN&#160;&#160;&#160;(1&lt;&lt;28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00213">213</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00374">rcc_enable_pllr()</a>.</p>

</div>
</div>
<a id="ga6c5c6a2e8d760ad7da85ae2c8076ee31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c5c6a2e8d760ad7da85ae2c8076ee31">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLSRC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLSRC_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00254">254</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00315">rcc_set_pll_source()</a>.</p>

</div>
</div>
<a id="ga121c20f7a79df054beb7d63698605b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga121c20f7a79df054beb7d63698605b81">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLSRC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLSRC_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00253">253</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>, and <a class="el" href="rcc_8c_source.html#l00315">rcc_set_pll_source()</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga110888bbf867801a32e47160f98acd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110888bbf867801a32e47160f98acd06">&#9670;&nbsp;</a></span>rcc_clock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga110888bbf867801a32e47160f98acd06">rcc_clock</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a917791230f147c9d68b10202e203396a"></a>RCC_CLOCK_CONFIG_LSI_32KHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a8b72a273611e787f31f150a8f9dea350"></a>RCC_CLOCK_CONFIG_HSI_4MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06af159fd2391df633169eaa940ce62270c"></a>RCC_CLOCK_CONFIG_HSI_16MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a3e56aa17684afcc6faa14572a30444c5"></a>RCC_CLOCK_CONFIG_HSI_PLL_32MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06ab1f4a153ce50fa565e7384b7ea5af2dd"></a>RCC_CLOCK_CONFIG_HSI_PLL_64MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06a02185dfd488a65fd3396cbc10387658e"></a>RCC_CLOCK_CONFIG_HSE_12MHZ_PLL_64MHZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492"></a>RCC_CLOCK_CONFIG_END&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00794">794</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga68c2b48bd51903ccf423c86458194354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c2b48bd51903ccf423c86458194354">&#9670;&nbsp;</a></span>rcc_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"></a>RCC_HSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"></a>RCC_HSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"></a>RCC_PLL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"></a>RCC_LSE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"></a>RCC_LSI&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00628">628</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga54c7db24941f636ee238833c481ada48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c7db24941f636ee238833c481ada48">&#9670;&nbsp;</a></span>rcc_periph_clken</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2a10a31a77eac6a9e5ef9b59397abf4"></a>RCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecccb0767e9ec411349051aa5f055779"></a>RCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ade83c8caa918ccda0766791076460d1e"></a>RCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aca99d40a98c0cccaa8dd4a5eb8422dea"></a>RCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abe0e8ee9db293583511579bffd694b6c"></a>RCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680"></a>RCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0e7b5144f7905772665cf133f501ac4d"></a>RCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abb715c74b0a3784e422b314d26014812"></a>RCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a667709fea2f55d81d0084c0ab6cd7346"></a>RCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0f92a304130fca288e01d45d362bc84b"></a>RCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3ae8e2842eb2835ad420db68142cb4d3"></a>RCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad3c1b4bd4d4910ad45903d70ce99c546"></a>RCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac10c1e0cf96884f1ee034cd729faea26"></a>RCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab31d150fec8bccd66d43232206ab15e8"></a>RCC_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a723ade3fb17eed8c51da2a479033db1f"></a>RCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a653354e7670b00648bd46782e60a780b"></a>RCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a444e449676063e2ebaf2ca315d57c46e"></a>RCC_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa182de64d2c49288525193fcff9bf028"></a>RCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ce0c6224e5928250acdcbd2e4d3a60f"></a>RCC_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a38ec1bc547ec4365ee3c3ec7054d33e7"></a>RCC_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba410e2e71ca9f59b76176672c9b1e4a"></a>RCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7611e5aa9f71a5ecd6f466dc090533f0"></a>RCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48affe5997c243f3d6fc45c5d626702f1e4"></a>RCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a789ede76dd6bcaf0bf190673fba80cb2"></a>RCC_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaa823140b93403c8dd3395bc5b510155"></a>RCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4be48dd043f5d74f5e4eb9d2516b87b"></a>RCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a191f2ba3eea4493bbfa449bb9e61f99c"></a>RCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48abeacc0ceea5fc0c26b7b44d0f7a0ddcb"></a>RCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48acd42061f083a2f92452b1bbdd145ec69"></a>RCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf"></a>RCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6"></a>RCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aecec311190c999f58ff3e8a3a74cf385"></a>RCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3e32bf0959893de29f3408d7668cdfb3"></a>RCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4fc95bd30dc3fc9b3f1502c1a3c983e"></a>RCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ae3a47230b9ec6676e820e933c28e86f5"></a>RCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6ba31ae3057d17367fd3db48eea02709"></a>RCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6f9bc1664f1972e622f9228606caa3b8"></a>RCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaeb70908f5c8fc2d580fa30ca100e953"></a>RCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e"></a>RCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab05a237deaa9422ce07e764f7fdafe35"></a>RCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ac2f5731fc83d86f8f850c984c769ed97"></a>SCC_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa4f1793bd6ab343073e151f470113a98"></a>SCC_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1646b5369fa9b52ffe45deb801dffe53"></a>SCC_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ab212b98035b8c1d7a52c66b8a8753ea7"></a>SCC_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad2438eef51dd7790d4faac2e461f61bc"></a>SCC_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a44f76e63809a5df30f158bb8cbfcb4af"></a>SCC_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a3d951d40e19bc5d353699a820c215035"></a>SCC_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afccb5beacf6a12dc2a320df8c61d9707"></a>SCC_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a003dc04b6d63c5197748e8be1cb6bbac"></a>SCC_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aba4f10c84fceea8397dc7f1e8462aa9d"></a>SCC_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa5659c38a81a48fd717ebde84b64aea8"></a>SCC_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8f015b95be3982442962991d31d45300"></a>SCC_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48afb4518a8ebf5a4fb8b8bc8a1bdf41d56"></a>SCC_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2f45070377967b3d2d1c255d7ff7dcad"></a>SCC_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48ad9d5b1c7b23dd2e55772b0c5c13552b7"></a>SCC_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a7158c31ab3a6324ff0e6173e2f359633"></a>SCC_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8ed2534524fed6b5654be26aa424a2c5"></a>SCC_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1737ab7eb400ad00ef738991c331897a"></a>SCC_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a570f3c577e5843b04369f9aa5c7896af"></a>SCC_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a68639fabe7c303d92b1baab33d703578"></a>SCC_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6e133432144b494871b9fc7434a91214"></a>SCC_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aac1edecb6b1268334dd61d0be70eb8b5"></a>SCC_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a59aa5c1c2d89a4980b5ea3d8acb5d903"></a>SCC_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a935c241b0fd05ddbcaa8b234c2bc255b"></a>SCC_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a6cb7ae3e16c891c789095c17603dc4fb"></a>SCC_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a69135288a08516c9d69798266b3dfebc"></a>SCC_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1ab247d0e80dc6d1722de84c086353f3"></a>SCC_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48af5a9d04a649295d00ea046c199aef838"></a>SCC_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a4fd108426970cee3f77f2ce46ef6eaa5"></a>SCC_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a5ac6aaf0ee19343577526860fcec24b8"></a>SCC_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a543ff20a83d7d01662982e52eeef8da3"></a>SCC_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a2740fd0f59ddf9c73922977ecb745f7d"></a>SCC_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aaac7a7a85cb629254844d424c63e8b9f"></a>SCC_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a23a153ac487a9988800e6758fa270a07"></a>SCC_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a747f2202daa1a9c264e6d08e32c47e3f"></a>SCC_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a0237dd2bb43026e2a0ea1bf9ff056f32"></a>SCC_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48aa7e9971e52b96e141dea9897359f35a1"></a>SCC_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a8a414df68a0855d84002160911dd77c7"></a>SCC_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a1a65c0e1c9f4b3012a9f8318984d0773"></a>SCC_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga54c7db24941f636ee238833c481ada48a731211895615288193d2a38cc4628f2d"></a>SCC_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00636">636</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<a id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd6185a4613aaa3ee5447c3d86ba718">&#9670;&nbsp;</a></span>rcc_periph_rst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a61956334f17966ab11993869be4e2ebb"></a>RST_GPIOF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ab720e4e6239cb85e2736a4f022e4f64b"></a>RST_GPIOE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9fed32b2a96d4647ea73ba7926f1121e"></a>RST_GPIOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a847595db9011d5989097e67215f3f208"></a>RST_GPIOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a8607fa69d38f8dd406daebb7bf9b8b26"></a>RST_GPIOB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a82de36d9219d3b7a8f6e24f7b037d4c5"></a>RST_GPIOA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a5c4978b26064312e8f72d817a3d664d4"></a>RST_RNG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a655cddebf084e82f2cf10328b1584dc5"></a>RST_AES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9d098f089cf059602501a807d6907f61"></a>RST_CRC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a72ac72db741011450c5a2e65155a339e"></a>RST_FLASH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7b55002f7c3ed13c41edd95a3fe8343c"></a>RST_DMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25676006774eeb3de775e3de277a4dd2"></a>RST_DMA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7fb3993883924a5e40a046fbeee8477a"></a>RST_LPTIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a25a4c22e3a551f19b5836fcb43e02ee8"></a>RST_LPTIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae669dd01ae72273898327cdb1b93a764"></a>RST_DAC1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acaed17a5e312de489708c67c9933c044"></a>RST_PWR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af46caca0ad7a8b1e06aac3bc227d944c"></a>RST_DBG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9b968e0b88c5d292dfe024764062c4a6"></a>RST_UCPD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae48ab5f2b7a01710a25f0105d0624a92"></a>RST_UCPD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a311d0176ee435d5b7b0281908743b88a"></a>RST_CEC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aba0770678558545d59794049b4ea57f8"></a>RST_I2C2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae083a448a99ae23e788c79d45f2f0fae"></a>RST_I2C1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718ae35488ad72f56083019e1fe396f38775"></a>RST_LPUART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaee8336682fa6f020a0fc7c8a7eb82f0"></a>RST_USART4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a909ada79d50eabe177c087ae3db578da"></a>RST_USART3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718af2ed5025a1c665196870ac061ffafd24"></a>RST_USART2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6a2dd34c8278fd2019d4aab6d7dd91fe"></a>RST_SPI2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a95737fdc165d4b6943f9792a63457dfa"></a>RST_TIM7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a85394e9ff835d6ef6e3997a5476c429a"></a>RST_TIM6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a730ba1c5bff49ab694370cd1f3d832a3"></a>RST_TIM3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a9a11cf678a1931bc3f8ecd22fccf1304"></a>RST_TIM2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a92653b0219f77f8e958a3c01020d6ba5"></a>RST_ADC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a7a19340ece9a89667b6b124f47bc288e"></a>RST_TIM17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a56608e4906289387152b2f5aa4babef5"></a>RST_TIM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a6f8e727fd562ebbb67b2547a813bc9d2"></a>RST_TIM15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a618551caa5dd22af8f9c790284fb9247"></a>RST_TIM14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718acd5c7eeeda3799f89bc3da7169384bf1"></a>RST_USART1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a28ffb322497d5b858fe69ea8551458fc"></a>RST_SPI1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718a865f6b809c4016955e290f5c569c85bf"></a>RST_TIM1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga4bd6185a4613aaa3ee5447c3d86ba718aaff80227bb0aa65e277e8154a183c7c2"></a>RST_SYSCFG&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="g0_2rcc_8h_source.html#l00726">726</a> of file <a class="el" href="g0_2rcc_8h_source.html">g0/rcc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga97a14bcd681acbfdd75141e0bd65f7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a14bcd681acbfdd75141e0bd65f7c7">&#9670;&nbsp;</a></span>rcc_clock_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). </p>
<p>taking care of flash/pwr and src configuration </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td><a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> with desired parameters </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00439">439</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00790">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="g0_2rcc_8h_source.html#l00791">rcc_clock_scale::apb_frequency</a>, <a class="el" href="g0_2flash_8h_source.html#l00065">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00031">flash_prefetch_disable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00026">flash_prefetch_enable()</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00788">rcc_clock_scale::flash_waitstates</a>, <a class="el" href="g0_2rcc_8h_source.html#l00786">rcc_clock_scale::hpre</a>, <a class="el" href="g0_2rcc_8h_source.html#l00784">rcc_clock_scale::hsisys_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00777">rcc_clock_scale::pll_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00778">rcc_clock_scale::pll_mul</a>, <a class="el" href="g0_2rcc_8h_source.html#l00776">rcc_clock_scale::pll_source</a>, <a class="el" href="g0_2rcc_8h_source.html#l00779">rcc_clock_scale::pllp_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00780">rcc_clock_scale::pllq_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00781">rcc_clock_scale::pllr_div</a>, <a class="el" href="g0_2rcc_8h_source.html#l00787">rcc_clock_scale::ppre</a>, <a class="el" href="pwr_8c_source.html#l00039">pwr_set_vos_scale()</a>, <a class="el" href="rcc_8c_source.html#l00042">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00043">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00374">rcc_enable_pllr()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00152">rcc_osc_off()</a>, <a class="el" href="rcc_8c_source.html#l00128">rcc_osc_on()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00124">rcc_periph_clock_enable()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>, <a class="el" href="g0_2rcc_8h_source.html#l00261">RCC_PLLCFGR_PLLSRC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00654">RCC_PWR</a>, <a class="el" href="rcc_8c_source.html#l00400">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00413">rcc_set_hsisys_div()</a>, <a class="el" href="rcc_8c_source.html#l00333">rcc_set_main_pll()</a>, <a class="el" href="rcc_8c_source.html#l00387">rcc_set_ppre()</a>, <a class="el" href="rcc_8c_source.html#l00225">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00196">rcc_wait_for_osc_ready()</a>, <a class="el" href="rcc_8c_source.html#l00283">rcc_wait_for_sysclk_status()</a>, <a class="el" href="g0_2rcc_8h_source.html#l00773">rcc_clock_scale::sysclock_source</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00789">rcc_clock_scale::voltage_scale</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph.png" border="0" usemap="#group__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph" id="group__rcc__defines_ga97a14bcd681acbfdd75141e0bd65f7c7_cgraph">
<area shape="rect" id="node2" href="group__flash__file.html#ga1b35f387b1aa45b20bccc40456cb33fc" title="Note carefully the clock restrictions under which the prefetch buffer may be set to disabled..." alt="" coords="177,5,329,32"/>
<area shape="rect" id="node3" href="group__flash__file.html#ga0f76604d23e55a997cef486d8f93c8f7" title="This buffer is used for instruction fetches and is enabled by default after reset. " alt="" coords="179,56,328,83"/>
<area shape="rect" id="node4" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States. " alt="" coords="204,107,303,133"/>
<area shape="rect" id="node5" href="group__pwr__defines.html#ga5c20c3e54554d82e05cf53cc02fba118" title="Setup voltage scaling range. " alt="" coords="186,157,321,184"/>
<area shape="rect" id="node6" href="group__rcc__file.html#ga0aa258ac09581312545b0138b694fdbb" title="Enable PLL R clock output. " alt="" coords="199,208,308,235"/>
<area shape="rect" id="node7" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready? " alt="" coords="384,487,508,513"/>
<area shape="rect" id="node8" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20" title="rcc_osc_off" alt="" coords="208,309,299,336"/>
<area shape="rect" id="node9" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="rcc_osc_on" alt="" coords="209,360,298,387"/>
<area shape="rect" id="node10" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode. " alt="" coords="171,411,336,437"/>
<area shape="rect" id="node11" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="Configure AHB peripheral clock prescaler. " alt="" coords="205,461,302,488"/>
<area shape="rect" id="node12" href="group__rcc__file.html#ga410efa93b0d73a995d5a09c0d4a7e8a7" title="Configure HSI16 clock division factor to feed SYSCLK. " alt="" coords="186,512,321,539"/>
<area shape="rect" id="node13" href="group__rcc__file.html#ga20ecbc8607f58a3d8b3647724261a738" title="Configure pll source and output frequencies. " alt="" coords="193,563,313,589"/>
<area shape="rect" id="node14" href="group__rcc__file.html#ga05a5e2fab5bb6e8de484b83588a29bee" title="Configure APB peripheral clock prescaler. " alt="" coords="205,613,302,640"/>
<area shape="rect" id="node15" href="group__rcc__file.html#gafd82204202c577cffe2a434c730bf375" title="Set the Source for the System Clock. " alt="" coords="175,664,331,691"/>
<area shape="rect" id="node16" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready. " alt="" coords="173,715,333,741"/>
<area shape="rect" id="node17" href="group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7" title="Wait until system clock switched to given oscillator. " alt="" coords="184,766,323,807"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00206">206</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00079">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00201">201</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00079">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00211">211</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00044">RCC_CICR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00285">RCC_CICR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00216">216</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00043">RCC_CIFR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00275">RCC_CIFR_CSSF</a>.</p>

</div>
</div>
<a id="ga18eb2578316f07c4c152b24928498b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18eb2578316f07c4c152b24928498b6d">&#9670;&nbsp;</a></span>rcc_enable_pllp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllp </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL P clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable P clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00348">348</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00235">RCC_PLLCFGR_PLLPEN</a>.</p>

</div>
</div>
<a id="ga66006b568fa03cf5fb081ffa90a36d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66006b568fa03cf5fb081ffa90a36d8f">&#9670;&nbsp;</a></span>rcc_enable_pllq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllq </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL Q clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable Q clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00361">361</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00224">RCC_PLLCFGR_PLLQEN</a>.</p>

</div>
</div>
<a id="ga0aa258ac09581312545b0138b694fdbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa258ac09581312545b0138b694fdbb">&#9670;&nbsp;</a></span>rcc_enable_pllr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_pllr </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable PLL R clock output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>or disable R clock output </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00374">374</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00213">RCC_PLLCFGR_PLLREN</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph.png" border="0" usemap="#group__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph" id="group__rcc__defines_ga0aa258ac09581312545b0138b694fdbb_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="163,5,280,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00176">176</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00598">RCC_BDCR_LSERDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00081">RCC_CR_HSERDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00100">RCC_CR_HSIRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00077">RCC_CR_PLLRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00611">RCC_CSR_LSIRDY</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>, and <a class="el" href="rcc_8c_source.html#l00196">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph" id="group__rcc__defines_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="385,5,503,32"/>
<area shape="rect" id="node3" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready. " alt="" coords="177,31,337,57"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see rcc_backupdomain_reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00244">244</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00597">RCC_BDCR_LSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00080">RCC_CR_HSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00214">214</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00597">RCC_BDCR_LSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00080">RCC_CR_HSEBYP</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00152">152</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00599">RCC_BDCR_LSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00082">RCC_CR_HSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00102">RCC_CR_HSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00078">RCC_CR_PLLON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00612">RCC_CSR_LSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph.png" border="0" usemap="#group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph" id="group__rcc__defines_ga89d079556639549018fbd8d66cf5fc20_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="144,5,261,32"/>
</map>
</div>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00128">128</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00070">RCC_BDCR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00599">RCC_BDCR_LSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00082">RCC_CR_HSEON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00102">RCC_CR_HSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00078">RCC_CR_PLLON</a>, <a class="el" href="g0_2rcc_8h_source.html#l00071">RCC_CSR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00612">RCC_CSR_LSION</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="group__rcc__defines_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="143,5,260,32"/>
</map>
</div>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p>Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00138">138</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p>Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00124">124</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="group__rcc__defines_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="219,5,336,32"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p>Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00169">169</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p>Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00153">153</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="i2c__common__v2_8c_source.html#l00037">i2c_reset()</a>, and <a class="el" href="spi__common__all_8c_source.html#l00069">spi_reset()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph.png" border="0" usemap="#group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" alt=""/></div>
<map name="group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" id="group__rcc__defines_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph">
<area shape="rect" id="node2" href="group__i2c__file.html#ga6c98abcc0cf310ed84795260384d9992" title="I2C Reset. " alt="" coords="209,5,284,32"/>
<area shape="rect" id="node3" href="group__spi__file.html#gaae815897f2f548556dde9fa8ecb13058" title="SPI Reset. " alt="" coords="209,56,284,83"/>
</map>
</div>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p>Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00184">184</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p>Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00106">106</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00065">65</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APBENRx enable values (full set)</a> </li>
<li>If register is RCC_APB2ENR, from rcc_apb2enr_en </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p>Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APBRSTRx reset values (full set)</a> </li>
<li>If register is RCC_APB2RSTR, from rcc_apb2rstr_rst </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00085">85</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure AHB peripheral clock prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>AHB clock prescaler value <a class="el" href="group__rcc__cfgr__hpre.html">HPRE</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00400">400</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00159">RCC_CFGR_HPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00160">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="group__rcc__defines_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="151,5,268,32"/>
</map>
</div>

</div>
</div>
<a id="ga410efa93b0d73a995d5a09c0d4a7e8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410efa93b0d73a995d5a09c0d4a7e8a7">&#9670;&nbsp;</a></span>rcc_set_hsisys_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hsisys_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hsidiv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure HSI16 clock division factor to feed SYSCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hsidiv</td><td>HSYSSIS clock division factor <a class="el" href="group__rcc__cr__hsidiv.html">HSI Div</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00413">413</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00038">RCC_CR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00085">RCC_CR_HSIDIV_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00084">RCC_CR_HSIDIV_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph.png" border="0" usemap="#group__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph" id="group__rcc__defines_ga410efa93b0d73a995d5a09c0d4a7e8a7_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="188,5,305,32"/>
</map>
</div>

</div>
</div>
<a id="ga20ecbc8607f58a3d8b3647724261a738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ecbc8607f58a3d8b3647724261a738">&#9670;&nbsp;</a></span>rcc_set_main_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_main_pll </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>plln</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure pll source and output frequencies. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">source</td><td>pll clock source <a class="el" href="group__rcc__pllcfgr__pllsrc.html">PLLSRC</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllm</td><td>pll vco division factor <a class="el" href="group__rcc__pllcfgr__pllm.html">PLLM</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">plln</td><td>pll vco multiplation factor <a class="el" href="group__rcc__pllcfgr__plln.html">PLLN</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllp</td><td>pll P clock output division factor <a class="el" href="group__rcc__pllcfgr__pllp.html">PLLP</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllq</td><td>pll Q clock output division factor <a class="el" href="group__rcc__pllcfgr__pllq.html">PLLQ</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pllr</td><td>pll R clock output (sysclock pll) division factor <a class="el" href="group__rcc__pllcfgr__pllr.html">PLLR</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00333">333</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00245">RCC_PLLCFGR_PLLM_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00237">RCC_PLLCFGR_PLLN_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00226">RCC_PLLCFGR_PLLP_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00215">RCC_PLLCFGR_PLLQ_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00204">RCC_PLLCFGR_PLLR_SHIFT</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00253">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph.png" border="0" usemap="#group__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph" id="group__rcc__defines_ga20ecbc8607f58a3d8b3647724261a738_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="173,5,291,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p>Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00197">197</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00130">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00129">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="gaf49393bf435c0fe9ba573917154d03b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf49393bf435c0fe9ba573917154d03b4">&#9670;&nbsp;</a></span>rcc_set_mcopre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mcopre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcopre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure mco prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcopre</td><td>prescaler value <a class="el" href="group__rcc__cfgr__mcopre.html">MCO Pre</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00426">426</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00114">RCC_CFGR_MCOPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00113">RCC_CFGR_MCOPRE_SHIFT</a>.</p>

</div>
</div>
<a id="ga7df8e8d17e0d4ddfaf0f91f08f154df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df8e8d17e0d4ddfaf0f91f08f154df7">&#9670;&nbsp;</a></span>rcc_set_peripheral_clk_sel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_peripheral_clk_sel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the peripheral clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">periph</td><td>peripheral of choice, eg XXX_BASE </td></tr>
    <tr><td class="paramname">sel</td><td>periphral clock source </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00503">503</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00057">ADC1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00046">CEC_BASE</a>, <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00047">LPTIM1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00049">LPTIM2_BASE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00069">RCC_CCIPR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00448">RCC_CCIPR_ADCSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00449">RCC_CCIPR_ADCSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00542">RCC_CCIPR_CECSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00543">RCC_CCIPR_CECSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00503">RCC_CCIPR_LPTIM1SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00504">RCC_CCIPR_LPTIM1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00493">RCC_CCIPR_LPTIM2SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00494">RCC_CCIPR_LPTIM2SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00467">RCC_CCIPR_RNGSEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00468">RCC_CCIPR_RNGSEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00485">RCC_CCIPR_TIM1SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00486">RCC_CCIPR_TIM1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00560">RCC_CCIPR_USART1SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00561">RCC_CCIPR_USART1SEL_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00550">RCC_CCIPR_USART2SEL_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00551">RCC_CCIPR_USART2SEL_SHIFT</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00073">RNG_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00058">TIM1_BASE</a>, <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00060">USART1_BASE</a>, and <a class="el" href="stm32_2g0_2memorymap_8h_source.html#l00039">USART2_BASE</a>.</p>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure pll source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>pll clock source <a class="el" href="group__rcc__pllcfgr__pllsrc.html">PLLSRC</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00315">315</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00041">RCC_PLLCFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00254">RCC_PLLCFGR_PLLSRC_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00253">RCC_PLLCFGR_PLLSRC_SHIFT</a>.</p>

</div>
</div>
<a id="ga05a5e2fab5bb6e8de484b83588a29bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5e2fab5bb6e8de484b83588a29bee">&#9670;&nbsp;</a></span>rcc_set_ppre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure APB peripheral clock prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre</td><td>APB clock prescaler value <a class="el" href="group__rcc__cfgr__ppre.html">PPRE</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00387">387</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00145">RCC_CFGR_PPRE_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00146">RCC_CFGR_PPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph.png" border="0" usemap="#group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph" id="group__rcc__defines_ga05a5e2fab5bb6e8de484b83588a29bee_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="151,5,268,32"/>
</map>
</div>

</div>
</div>
<a id="gab596f876b0d6d5ecda0e81cf177eae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab596f876b0d6d5ecda0e81cf177eae3b">&#9670;&nbsp;</a></span>rcc_set_rng_clk_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rng_clk_div </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rng_div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup RNG Peripheral Clock Divider. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rng_div</td><td>clock divider <a class="el" href="group__rcc__ccipr__rngdiv.html">RNGDIV</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00492">492</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="g0_2rcc_8h_source.html#l00069">RCC_CCIPR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00457">RCC_CCIPR_RNGDIV_MASK</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00458">RCC_CCIPR_RNGDIV_SHIFT</a>.</p>

</div>
</div>
<a id="gafd82204202c577cffe2a434c730bf375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd82204202c577cffe2a434c730bf375">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator to use. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00225">225</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00196">RCC_CFGR_SW_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00195">RCC_CFGR_SW_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00199">RCC_CFGR_SW_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00198">RCC_CFGR_SW_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00189">RCC_CFGR_SW_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00197">RCC_CFGR_SW_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00190">RCC_CFGR_SW_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph.png" border="0" usemap="#group__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph" alt=""/></div>
<map name="group__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph" id="group__rcc__defines_gafd82204202c577cffe2a434c730bf375_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="209,5,327,32"/>
</map>
</div>

</div>
</div>
<a id="ga229c85444fc847f9102dedab40c9165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229c85444fc847f9102dedab40c9165f">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the clock source which is used as system clock. </p>
<dl class="section return"><dt>Returns</dt><dd>rcc_osc system clock source </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00260">260</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00196">RCC_CFGR_SW_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00195">RCC_CFGR_SW_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00199">RCC_CFGR_SW_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00198">RCC_CFGR_SW_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00176">RCC_CFGR_SWS_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00184">RCC_CFGR_SWS_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00177">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p>Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00196">196</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00176">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready? " alt="" coords="213,5,337,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="group__rcc__defines_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="213,5,331,32"/>
</map>
</div>

</div>
</div>
<a id="gaa768e6d3787b02f6dc93c8392b879ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa768e6d3787b02f6dc93c8392b879ef7">&#9670;&nbsp;</a></span>rcc_wait_for_sysclk_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_sysclk_status </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait until system clock switched to given oscillator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00283">283</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="g0_2rcc_8h_source.html#l00040">RCC_CFGR</a>, <a class="el" href="g0_2rcc_8h_source.html#l00183">RCC_CFGR_SWS_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00182">RCC_CFGR_SWS_HSISYS</a>, <a class="el" href="g0_2rcc_8h_source.html#l00186">RCC_CFGR_SWS_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00185">RCC_CFGR_SWS_LSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00176">RCC_CFGR_SWS_MASK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00184">RCC_CFGR_SWS_PLLRCLK</a>, <a class="el" href="g0_2rcc_8h_source.html#l00177">RCC_CFGR_SWS_SHIFT</a>, <a class="el" href="g0_2rcc_8h_source.html#l00630">RCC_HSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00629">RCC_HSI</a>, <a class="el" href="g0_2rcc_8h_source.html#l00632">RCC_LSE</a>, <a class="el" href="g0_2rcc_8h_source.html#l00633">RCC_LSI</a>, and <a class="el" href="g0_2rcc_8h_source.html#l00631">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph.png" border="0" usemap="#group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph" id="group__rcc__defines_gaa768e6d3787b02f6dc93c8392b879ef7_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga97a14bcd681acbfdd75141e0bd65f7c7" title="Setup sysclock with desired source (HSE/HSI/PLL/LSE/LSI). " alt="" coords="192,13,309,39"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00042">42</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00043">43</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00439">rcc_clock_setup()</a>, and <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>

</div>
</div>
<a id="ga98e91ee34c2bccf6919637aae7d965e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e91ee34c2bccf6919637aae7d965e1">&#9670;&nbsp;</a></span>rcc_clock_config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_clock_config[<a class="el" href="group__rcc__defines.html#gga110888bbf867801a32e47160f98acd06aff480cbaca166e0df3965f8a0cf02492">RCC_CLOCK_CONFIG_END</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00045">45</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
