// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#include "../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

struct cmucal_pll_table pll_aur_rate_table[] = {
	PLL_RATE_MPSK(1066000000, 217, 5, 0, 0),
	PLL_RATE_MPSK(711000000, 289, 5, 1, 0),
	PLL_RATE_MPSK(355000000, 173, 6, 1, 0),
	PLL_RATE_MPSK(108000000, 70, 2, 3, 0),
};

struct cmucal_pll_table pll_shared0_rate_table[] = {
	PLL_RATE_MPSK(2132999936, 347, 4, 0, 0),
};

struct cmucal_pll_table pll_shared1_rate_table[] = {
	PLL_RATE_MPSK(1866000000, 152, 2, 0, 0),
};

struct cmucal_pll_table pll_shared2_rate_table[] = {
	PLL_RATE_MPSK(800000000, 391, 6, 1, 0),
};

struct cmucal_pll_table pll_shared3_rate_table[] = {
	PLL_RATE_MPSK(667000000, 271, 5, 1, 0),
};

struct cmucal_pll_table pll_lf_mif_rate_table[] = {
	PLL_RATE_MPSK(2132999936, 347, 4, 0, 0),
	PLL_RATE_MPSK(1716000000, 349, 5, 0, 0),
	PLL_RATE_MPSK(842000000, 137, 4, 0, 0),
};

struct cmucal_pll_table pll_spare_rate_table[] = {
	PLL_RATE_MPSK(2400000000, 488, 5, 0, 0),
};

struct cmucal_pll_table pll_dsu_rate_table[] = {
	PLL_RATE_MPSK(2115000064, 86, 1, 0, 0),
	PLL_RATE_MPSK(1818000000, 443, 6, 0, 0),
	PLL_RATE_MPSK(1470000000, 239, 4, 0, 0),
	PLL_RATE_MPSK(975000000, 119, 3, 0, 0),
	PLL_RATE_MPSK(610000000, 99, 2, 1, 0),
	PLL_RATE_MPSK(325000000, 211, 4, 2, 0),
};

struct cmucal_pll_table pll_cpucl0_rate_table[] = {
	PLL_RATE_MPSK(2249999872, 183, 2, 0, 0),
	PLL_RATE_MPSK(1950000000, 238, 3, 0, 0),
	PLL_RATE_MPSK(1550000000, 126, 2, 0, 0),
	PLL_RATE_MPSK(1000000000, 122, 3, 0, 0),
	PLL_RATE_MPSK(650000000, 317, 6, 1, 0),
	PLL_RATE_MPSK(350000000, 114, 4, 1, 0),
};

struct cmucal_pll_table pll_bci_rate_table[] = {
	PLL_RATE_MPSK(1828000000, 223, 3, 0, 0),
	PLL_RATE_MPSK(1010000000, 493, 6, 1, 0),
	PLL_RATE_MPSK(950000000, 309, 4, 1, 0),
	PLL_RATE_MPSK(818000000, 133, 2, 1, 0),
	PLL_RATE_MPSK(551000000, 224, 5, 1, 0),
	PLL_RATE_MPSK(325000000, 211, 4, 2, 0),
};

struct cmucal_pll_table pll_cpucl1_rate_table[] = {
	PLL_RATE_MPSK(2600000000, 317, 3, 0, 0),
	PLL_RATE_MPSK(2249999872, 183, 2, 0, 0),
	PLL_RATE_MPSK(1700000000, 415, 6, 0, 0),
	PLL_RATE_MPSK(1224999936, 299, 6, 0, 0),
	PLL_RATE_MPSK(800000000, 651, 5, 2, 0),
	PLL_RATE_MPSK(475000000, 232, 6, 1, 0),
};

struct cmucal_pll_table pll_cpucl2_rate_table[] = {
	PLL_RATE_MPSK(3300000000, 537, 4, 0, 0),
	PLL_RATE_MPSK(2700000000, 549, 5, 0, 0),
	PLL_RATE_MPSK(2150000128, 437, 5, 0, 0),
	PLL_RATE_MPSK(1750000000, 356, 5, 0, 0),
	PLL_RATE_MPSK(1124999936, 183, 4, 0, 0),
	PLL_RATE_MPSK(725000000, 118, 4, 0, 0),
};

struct cmucal_pll_table pll_g3d_rate_table[] = {
	PLL_RATE_MPSK(900000000, 183, 5, 0, 0),
	PLL_RATE_MPSK(700000000, 114, 4, 0, 0),
	PLL_RATE_MPSK(470000000, 153, 4, 1, 0),
	PLL_RATE_MPSK(150000000, 146, 3, 3, 0),
};

struct cmucal_pll_table pll_g3d_l2_rate_table[] = {
	PLL_RATE_MPSK(900000000, 183, 5, 0, 0),
	PLL_RATE_MPSK(750000000, 122, 4, 0, 0),
	PLL_RATE_MPSK(470000000, 153, 4, 1, 0),
	PLL_RATE_MPSK(150000000, 196, 4, 3, 0),
};

struct cmucal_pll_table pll_gsa_rate_table[] = {
	PLL_RATE_MPSK(1200000000, 244, 5, 0, 0),
};

struct cmucal_pll_table pll_usb_rate_table[] = {
	PLL_RATE_MPSK(614400000, 200, 4, 1, 0),
};

struct cmucal_pll_table pll_mif_main_rate_table[] = {
	PLL_RATE_MPSK(7500000256, 305, 2, 0, 0),
	PLL_RATE_MPSK(4265999872, 347, 4, 0, 0),
	PLL_RATE_MPSK(2984000000, 182, 3, 0, 0),
	PLL_RATE_MPSK(1716000000, 279, 4, 1, 0),
	PLL_RATE_MPSK(842000000, 274, 4, 2, 0),
};

struct cmucal_pll_table pll_mif_sub_rate_table[] = {
	PLL_RATE_MPSK(7500000256, 305, 2, 0, 0),
	PLL_RATE_MPSK(4265999872, 347, 4, 0, 0),
	PLL_RATE_MPSK(2984000000, 182, 3, 0, 0),
	PLL_RATE_MPSK(1716000000, 279, 4, 1, 0),
	PLL_RATE_MPSK(842000000, 274, 4, 2, 0),
};

struct cmucal_pll_table pll_nocl0_rate_table[] = {
	PLL_RATE_MPSK(1160000000, 236, 5, 0, 0),
	PLL_RATE_MPSK(1066000000, 130, 3, 0, 0),
	PLL_RATE_MPSK(711000000, 289, 5, 1, 0),
	PLL_RATE_MPSK(355000000, 173, 6, 1, 0),
	PLL_RATE_MPSK(214000000, 174, 5, 2, 0),
};

struct cmucal_pll_table pll_mif_s2d_rate_table[] = {
	PLL_RATE_MPSK(400000000, 651, 5, 4, 0),
};

struct cmucal_pll_table pll_tpu_rate_table[] = {
	PLL_RATE_MPSK(1120000000, 182, 4, 0, 0),
	PLL_RATE_MPSK(845000000, 172, 5, 0, 0),
	PLL_RATE_MPSK(625000000, 305, 6, 1, 0),
	PLL_RATE_MPSK(225000000, 73, 2, 2, 0),
};

/* In case of "FRD_4702_TPLL", the k_idx = 0 is added manually */
struct cmucal_pll cmucal_pll_list[] = {
	CLK_PLL(FRD_4312_RPLL, PLL_AUR, OSCCLK_AUR, PLL_LOCKTIME_PLL_AUR_PLL_LOCK_TIME, PLL_CON3_PLL_AUR_ENABLE, PLL_CON3_PLL_AUR_STABLE, PLL_CON3_PLL_AUR_DIV_P, PLL_CON3_PLL_AUR_DIV_M, PLL_CON3_PLL_AUR_DIV_S, PLL_CON8_PLL_AUR_F, pll_aur_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_SHARED0_D1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED0_ENABLE, PLL_CON3_PLL_SHARED0_STABLE, PLL_CON3_PLL_SHARED0_DIV_P, PLL_CON3_PLL_SHARED0_DIV_M, PLL_CON3_PLL_SHARED0_DIV_S, PLL_CON8_PLL_SHARED0_F, pll_shared0_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_SHARED1_D1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED1_ENABLE, PLL_CON3_PLL_SHARED1_STABLE, PLL_CON3_PLL_SHARED1_DIV_P, PLL_CON3_PLL_SHARED1_DIV_M, PLL_CON3_PLL_SHARED1_DIV_S, PLL_CON8_PLL_SHARED1_F, pll_shared1_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_SHARED2_D1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED2_ENABLE, PLL_CON3_PLL_SHARED2_STABLE, PLL_CON3_PLL_SHARED2_DIV_P, PLL_CON3_PLL_SHARED2_DIV_M, PLL_CON3_PLL_SHARED2_DIV_S, PLL_CON8_PLL_SHARED2_F, pll_shared2_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_SHARED3_D1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED3_ENABLE, PLL_CON3_PLL_SHARED3_STABLE, PLL_CON3_PLL_SHARED3_DIV_P, PLL_CON3_PLL_SHARED3_DIV_M, PLL_CON3_PLL_SHARED3_DIV_S, PLL_CON8_PLL_SHARED3_F, pll_shared3_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_LF_MIF, OSCCLK_CMU, PLL_LOCKTIME_PLL_LF_MIF_PLL_LOCK_TIME, PLL_CON3_PLL_LF_MIF_ENABLE, PLL_CON3_PLL_LF_MIF_STABLE, PLL_CON3_PLL_LF_MIF_DIV_P, PLL_CON3_PLL_LF_MIF_DIV_M, PLL_CON3_PLL_LF_MIF_DIV_S, PLL_CON8_PLL_LF_MIF_F, pll_lf_mif_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_SPARE_D1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME, PLL_CON3_PLL_SPARE_ENABLE, PLL_CON3_PLL_SPARE_STABLE, PLL_CON3_PLL_SPARE_DIV_P, PLL_CON3_PLL_SPARE_DIV_M, PLL_CON3_PLL_SPARE_DIV_S, PLL_CON8_PLL_SPARE_F, pll_spare_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_DSU, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_DSU_PLL_LOCK_TIME, PLL_CON3_PLL_DSU_ENABLE, PLL_CON3_PLL_DSU_STABLE, PLL_CON3_PLL_DSU_DIV_P, PLL_CON3_PLL_DSU_DIV_M, PLL_CON3_PLL_DSU_DIV_S, PLL_CON8_PLL_DSU_F, pll_dsu_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_CPUCL0, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL0_ENABLE, PLL_CON3_PLL_CPUCL0_STABLE, PLL_CON3_PLL_CPUCL0_DIV_P, PLL_CON3_PLL_CPUCL0_DIV_M, PLL_CON3_PLL_CPUCL0_DIV_S, PLL_CON8_PLL_CPUCL0_F, pll_cpucl0_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_BCI, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_BCI_PLL_LOCK_TIME, PLL_CON3_PLL_BCI_ENABLE, PLL_CON3_PLL_BCI_STABLE, PLL_CON3_PLL_BCI_DIV_P, PLL_CON3_PLL_BCI_DIV_M, PLL_CON3_PLL_BCI_DIV_S, PLL_CON8_PLL_BCI_F, pll_bci_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_CPUCL1, OSCCLK_CPUCL1, PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL1_ENABLE, PLL_CON3_PLL_CPUCL1_STABLE, PLL_CON3_PLL_CPUCL1_DIV_P, PLL_CON3_PLL_CPUCL1_DIV_M, PLL_CON3_PLL_CPUCL1_DIV_S, PLL_CON8_PLL_CPUCL1_F, pll_cpucl1_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_CPUCL2, OSCCLK_CPUCL2, PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL2_ENABLE, PLL_CON3_PLL_CPUCL2_STABLE, PLL_CON3_PLL_CPUCL2_DIV_P, PLL_CON3_PLL_CPUCL2_DIV_M, PLL_CON3_PLL_CPUCL2_DIV_S, PLL_CON8_PLL_CPUCL2_F, pll_cpucl2_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_G3D, OSCCLK_G3D, PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, PLL_CON3_PLL_G3D_ENABLE, PLL_CON3_PLL_G3D_STABLE, PLL_CON3_PLL_G3D_DIV_P, PLL_CON3_PLL_G3D_DIV_M, PLL_CON3_PLL_G3D_DIV_S, PLL_CON8_PLL_G3D_F, pll_g3d_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_G3D_L2, OSCCLK_G3D, PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME, PLL_CON3_PLL_G3D_L2_ENABLE, PLL_CON3_PLL_G3D_L2_STABLE, PLL_CON3_PLL_G3D_L2_DIV_P, PLL_CON3_PLL_G3D_L2_DIV_M, PLL_CON3_PLL_G3D_L2_DIV_S, PLL_CON8_PLL_G3D_L2_F, pll_g3d_l2_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_GSA, OSCCLK_GSACTRL, PLL_LOCKTIME_PLL_GSA_PLL_LOCK_TIME, PLL_CON3_PLL_GSA_ENABLE, PLL_CON3_PLL_GSA_STABLE, PLL_CON3_PLL_GSA_DIV_P, PLL_CON3_PLL_GSA_DIV_M, PLL_CON3_PLL_GSA_DIV_S, PLL_CON8_PLL_GSA_F, pll_gsa_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_USB, OSCCLK_HSI0, PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME, PLL_CON3_PLL_USB_ENABLE, PLL_CON3_PLL_USB_STABLE, PLL_CON3_PLL_USB_DIV_P, PLL_CON3_PLL_USB_DIV_M, PLL_CON3_PLL_USB_DIV_S, PLL_CON8_PLL_USB_F, pll_usb_rate_table, 0, 0),
	CLK_PLL(FRD_4702_TPLL, PLL_MIF_MAIN, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_MAIN_ENABLE, PLL_CON3_PLL_MIF_MAIN_STABLE, PLL_CON3_PLL_MIF_MAIN_DIV_P, PLL_CON3_PLL_MIF_MAIN_DIV_M, PLL_CON3_PLL_MIF_MAIN_DIV_S, 0, pll_mif_main_rate_table, 0, 0),
	CLK_PLL(FRD_4702_TPLL, PLL_MIF_SUB, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_SUB_ENABLE, PLL_CON3_PLL_MIF_SUB_STABLE, PLL_CON3_PLL_MIF_SUB_DIV_P, PLL_CON3_PLL_MIF_SUB_DIV_M, PLL_CON3_PLL_MIF_SUB_DIV_S, 0, pll_mif_sub_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_NOCL0, OSCCLK_NOCL0, PLL_LOCKTIME_PLL_NOCL0_PLL_LOCK_TIME, PLL_CON3_PLL_NOCL0_ENABLE, PLL_CON3_PLL_NOCL0_STABLE, PLL_CON3_PLL_NOCL0_DIV_P, PLL_CON3_PLL_NOCL0_DIV_M, PLL_CON3_PLL_NOCL0_DIV_S, PLL_CON8_PLL_NOCL0_F, pll_nocl0_rate_table, 0, 0),
	CLK_PLL(FRD_4702_TPLL, PLL_MIF_S2D, OSCCLK_S2D, PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_S2D_ENABLE, PLL_CON3_PLL_MIF_S2D_STABLE, PLL_CON3_PLL_MIF_S2D_DIV_P, PLL_CON3_PLL_MIF_S2D_DIV_M, PLL_CON3_PLL_MIF_S2D_DIV_S, 0, pll_mif_s2d_rate_table, 0, 0),
	CLK_PLL(FRD_4312_RPLL, PLL_TPU, OSCCLK_TPU, PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME, PLL_CON3_PLL_TPU_ENABLE, PLL_CON3_PLL_TPU_STABLE, PLL_CON3_PLL_TPU_DIV_P, PLL_CON3_PLL_TPU_DIV_M, PLL_CON3_PLL_TPU_DIV_S, PLL_CON8_PLL_TPU_F, pll_tpu_rate_table, 0, 0),
};
unsigned int cmucal_pll_size = ARRAY_SIZE(cmucal_pll_list);

enum clk_id cmucal_mux_clkcmu_apm_func_parents[] = {
	OSCCLK_APM,
	MUX_CLKCMU_APM_FUNCSRC,
	PAD_CLK_APM,
	OSCCLK_APM,
};
enum clk_id cmucal_mux_clkcmu_apm_funcsrc_parents[] = {
	PLL_ALV_DIV2_APM,
	PLL_ALV_DIV4_APM,
	PLL_ALV_DIV16_APM,
	PLL_ALV_DIV8_APM,
};
enum clk_id cmucal_mux_clk_aur_aur_parents[] = {
	PLL_AUR,
	MUX_CLKCMU_AUR_SWITCH_USER,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb32drd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_ispfe_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dsu_switch_parents[] = {
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_nocl0_noc_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_DIV5,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_mif_switch_parents[] = {
	PLL_SHARED0_D1,
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED0_D3,
	PLL_LF_MIF,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_rgbp_rgbp_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mcsc_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g2d_jpeg_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi1_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk0_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk1_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk2_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk3_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_bw_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi2_ufs_embd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_cmu_cmuref_parents[] = {
	MUX_CLKCMU_TOP_BOOST_OPTION1,
	DIV_CLK_CMU_CMUREF,
};
enum clk_id cmucal_mux_clkcmu_peric0_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_peric1_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_misc_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clkcmu_hsi2_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mif_nocp_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED0_DIV5,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_peric0_ip_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_peric1_ip_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_tpu_noc_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usbdpdbg_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clkcmu_dpuf0_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_parents[] = {
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_noc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_top_cmuref_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
};
enum clk_id cmucal_mux_clkcmu_gse_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk4_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
};
enum clk_id cmucal_mux_clkcmu_tnr_merge_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_nocl2aa_noc_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_nocl1a_noc_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_DIV5,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_nocl1b_noc_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk5_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk6_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_yuvp_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc0_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc1_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpu_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi2_mmc_card_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_cis_clk7_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g3d_glb_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_switch_parents[] = {
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_gdc_lme_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_misc_sc_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_dpub_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_eh_noc_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_DIV5,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_option1_parents[] = {
	DIV_CLKCMU_CMU_BOOST,
	CLK_CMU_BOOST_OPTION1,
};
enum clk_id cmucal_mux_clkcmu_top_boost_option1_parents[] = {
	OSCCLK_CMU,
	CLK_CMU_BOOST_OPTION1,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpuctl_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_g3d_switch_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SPARE_D1,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_g3d_nocd_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_aur_aur_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_aur_noc_parents[] = {
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SHARED0_DIV5,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_aur_aurctl_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_dpuf1_noc_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dpub_dsim_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clkcmu_rgbp_mcfp_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_nocl2ab_noc_parents[] = {
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_cpu_switch_parents[] = {
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_bci_switch_parents[] = {
	PLL_SHARED1_D1,
	PLL_SHARED0_D2,
	PLL_SHARED1_D2,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_SHARED0_D3,
	PLL_SHARED1_D3,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_hsi0_peri_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	PLL_SPARE_D1,
};
enum clk_id cmucal_mux_clkcmu_tnr_align_parents[] = {
	PLL_SHARED0_D3,
	PLL_SHARED3_D1,
	PLL_SHARED1_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SPARE_D1,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g3d_trace_parents[] = {
	PLL_SHARED0_D4,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dposc_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_D2,
};
enum clk_id cmucal_mux_clk_cpucl0_dsu_parents[] = {
	PLL_DSU,
	MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL0,
};
enum clk_id cmucal_mux_cpucl0_cmuref_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl0_cpu_parents[] = {
	PLL_CPUCL0,
	MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL0,
};
enum clk_id cmucal_mux_clk_cpucl0_bci_parents[] = {
	PLL_BCI,
	MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL0,
};
enum clk_id cmucal_clk_cpucl0_bci_shortstop_sync_parents[] = {
	DIV_CLK_CPUCL0_DSU,
	DIV_CLK_CPUCL0_BCI,
};
enum clk_id cmucal_mux_cpucl1_cmuref_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl1_cpu_parents[] = {
	PLL_CPUCL1,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL1,
};
enum clk_id cmucal_mux_clk_cpucl2_cpu_parents[] = {
	PLL_CPUCL2,
	MUX_CLKCMU_CPUCL2_SWITCH_USER,
	OSCCLK_CPUCL2,
	OSCCLK_CPUCL2,
};
enum clk_id cmucal_mux_cpucl2_cmuref_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CPUCL2_BOOST,
};
enum clk_id cmucal_mux_clk_g3d_stacks_parents[] = {
	PLL_G3D,
	MUX_CLKCMU_G3D_SWITCH_USER,
};
enum clk_id cmucal_mux_clk_g3d_l2_glb_parents[] = {
	PLL_G3D_L2,
	MUX_CLKCMU_G3D_GLB_USER,
};
enum clk_id cmucal_mux_clk_g3d_top_parents[] = {
	MUX_CLK_G3D_STACKS,
	MUX_CLKCMU_G3D_NOCD_USER,
	MUX_CLK_G3D_L2_GLB,
	OSCCLK_G3D,
};
enum clk_id cmucal_mux_clk_gsacore_cpu_hch_parents[] = {
	DIV_CLK_GSACORE_NOC,
	OSCCLK_GSACORE,
};
enum clk_id cmucal_mux_clkcmu_gsa_func_parents[] = {
	OSCCLK_GSA,
	MUX_CLKCMU_GSA_FUNCSRC,
	PAD_CLK_GSA,
	OSCCLK_GSA,
};
enum clk_id cmucal_mux_clkcmu_gsa_funcsrc_parents[] = {
	PLL_ALV_DIV2,
	PLL_ALV,
	PLL_ALV_DIV16,
	PLL_ALV_DIV4,
};
enum clk_id cmucal_mux_clk_gsactrl_sc_parents[] = {
	GATE_CLK_GSA_FUNC,
	PLL_GSA,
};
enum clk_id cmucal_mux_clk_gsactrl_noc_parents[] = {
	GATE_CLK_GSA_FUNC,
	PLL_GSA,
};
enum clk_id cmucal_mux_clk_hsi0_usb32drd_parents[] = {
	DIV_CLK_HSI0_USB,
	MUX_CLKCMU_HSI0_TCXO_USER,
	MUX_CLKCMU_HSI0_USB32DRD_USER,
	DIV_CLK_HSI0_USB32DRD,
};
enum clk_id cmucal_mux_clk_hsi0_noc_parents[] = {
	MUX_CLKCMU_HSI0_NOC_USER,
	MUX_CLKCMU_HSI0_ALT_USER,
};
enum clk_id cmucal_mux_clk_hsi0_usb20_ref_parents[] = {
	DIV_CLK_HSI0_USB,
	MUX_CLKCMU_HSI0_TCXO_USER,
};
enum clk_id cmucal_mux_clk_hsi0_usi0_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_usi1_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_usi2_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_i3c_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	MUX_CLKCMU_HSI0_ALT_USER,
	OSCCLK_HSI0,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_usi3_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_rtcclk_parents[] = {
	RTCCLK_HSI0,
	MUX_CLKCMU_HSI0_TCXO_USER,
};
enum clk_id cmucal_mux_clk_hsi0_usi4_parents[] = {
	MUX_CLKCMU_HSI0_PERI_USER,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi1_noc_parents[] = {
	MUX_CLKCMU_HSI1_NOC_USER,
	MUX_CLKCMU_HSI1_ALT_USER,
};
enum clk_id cmucal_mux_mif_cmuref_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_BOOST,
};
enum clk_id cmucal_mux_nocl0_cmuref_parents[] = {
	OSCCLK_NOCL0,
	CLKCMU_NOCL0_BOOST,
};
enum clk_id cmucal_mux_clk_nocl0_noc_parents[] = {
	MUX_CLKCMU_NOCL0_NOC_USER,
	PLL_NOCL0,
};
enum clk_id cmucal_mux_clk_nocl0_noc_option1_parents[] = {
	MUX_CLK_NOCL0_NOC,
	CLK_NOCL0_BOOST_OPTION1,
};
enum clk_id cmucal_mux_nocl1a_cmuref_parents[] = {
	OSCCLK_NOCL1A,
	CLKCMU_NOCL1A_BOOST,
};
enum clk_id cmucal_mux_nocl1b_cmuref_parents[] = {
	OSCCLK_NOCL1B,
	CLKCMU_NOCL1B_BOOST,
};
enum clk_id cmucal_mux_clk_nocl1b_noc_option1_parents[] = {
	MUX_CLKCMU_NOCL1B_NOC_USER,
	CLK_NOCL1B_BOOST_OPTION1,
};
enum clk_id cmucal_mux_nocl2aa_cmuref_parents[] = {
	OSCCLK_NOCL2AA,
	CLKCMU_NOCL2AA_BOOST,
};
enum clk_id cmucal_mux_nocl2ab_cmuref_parents[] = {
	OSCCLK_NOCL2AB,
	CLKCMU_NOCL2AB_BOOST,
};
enum clk_id cmucal_mux_clk_s2d_core_parents[] = {
	OSCCLK_S2D,
	CLK_MIF_NOCD_S2D,
};
enum clk_id cmucal_mux_clk_tpu_tpu_parents[] = {
	PLL_TPU,
	MUX_CLKCMU_TPU_TPU_USER,
};
enum clk_id cmucal_mux_clk_tpu_tpuctl_parents[] = {
	PLL_TPU,
	MUX_CLKCMU_TPU_TPUCTL_USER,
};
enum clk_id cmucal_mux_clkcmu_aur_switch_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_AUR,
};
enum clk_id cmucal_mux_clkcmu_aur_aurctl_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_AURCTL,
};
enum clk_id cmucal_mux_clkcmu_aur_noc_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_NOC,
};
enum clk_id cmucal_mux_clkcmu_bw_noc_user_parents[] = {
	OSCCLK_BW,
	CLKCMU_BW_NOC,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dsu_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_DSU_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_noc_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_DBG,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_cpu_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_CPU_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_bci_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_BCI_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_user_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_switch_user_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CPUCL2_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_dpub_noc_user_parents[] = {
	OSCCLK_DPUB,
	CLKCMU_DPUB_NOC,
};
enum clk_id cmucal_mux_clkcmu_dpub_dsim_user_parents[] = {
	OSCCLK_DPUB,
	CLKCMU_DPUB_DSIM,
};
enum clk_id cmucal_mux_clkcmu_dpuf0_noc_user_parents[] = {
	OSCCLK_DPUF0,
	CLKCMU_DPUF0_NOC,
};
enum clk_id cmucal_mux_clkcmu_dpuf1_noc_user_parents[] = {
	OSCCLK_DPUF1,
	CLKCMU_DPUF1_NOC,
};
enum clk_id cmucal_mux_clkcmu_eh_noc_user_parents[] = {
	OSCCLK_EH,
	CLKCMU_EH_NOC,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_G2D,
};
enum clk_id cmucal_mux_clkcmu_g2d_jpeg_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_JPEG,
};
enum clk_id cmucal_mux_clkcmu_g3d_switch_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_SWITCH,
};
enum clk_id cmucal_mux_clk_g3dcore_stacks_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_STACKS,
};
enum clk_id cmucal_mux_clkcmu_g3d_glb_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_GLB,
};
enum clk_id cmucal_mux_clk_g3dcore_coregroup_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_L2_GLB,
};
enum clk_id cmucal_mux_clkcmu_g3d_nocd_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_NOCD,
};
enum clk_id cmucal_mux_clk_g3dcore_top_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_TOP,
};
enum clk_id cmucal_mux_clk_g3dcore_trace_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_TRACE,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc0_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_GDC0,
};
enum clk_id cmucal_mux_clkcmu_gdc_lme_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_LME,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc1_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_GDC1,
};
enum clk_id cmucal_mux_clkcmu_gse_noc_user_parents[] = {
	OSCCLK_GSE,
	CLKCMU_GSE_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi0_noc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb32drd_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USB32DRD,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_DPGTC,
};
enum clk_id cmucal_mux_clkcmu_hsi0_uspdpdbg_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USBDPDBG,
};
enum clk_id cmucal_mux_clkcmu_hsi0_alt_user_parents[] = {
	OSCCLK_HSI0,
	CLK_HSI0_ALT,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb20_user_parents[] = {
	OSCCLK_HSI0,
	USB20PHY_PHY_CLOCK,
};
enum clk_id cmucal_mux_clkcmu_hsi0_tcxo_user_parents[] = {
	OSCCLK_HSI0,
	TCXO_HSI1_HSI0,
};
enum clk_id cmucal_mux_clkcmu_hsi0_peri_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_PERI,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dposc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_DPOSC,
};
enum clk_id cmucal_mux_clkcmu_hsi1_noc_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_PCIE,
};
enum clk_id cmucal_mux_clkcmu_hsi1_alt_user_parents[] = {
	OSCCLK_HSI1,
	CLK_HSI1_ALT,
};
enum clk_id cmucal_mux_clkcmu_hsi2_noc_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_PCIE,
};
enum clk_id cmucal_mux_clkcmu_hsi2_ufs_embd_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_UFS_EMBD,
};
enum clk_id cmucal_mux_clkcmu_hsi2_mmc_card_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_MMC_CARD,
};
enum clk_id cmucal_mux_clkcmu_ispfe_noc_user_parents[] = {
	OSCCLK_ISPFE,
	CLKCMU_ISPFE_NOC,
};
enum clk_id cmucal_mux_clkcmu_mcsc_noc_user_parents[] = {
	OSCCLK_MCSC,
	CLKCMU_MCSC_NOC,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_user_parents[] = {
	OSCCLK_MFC,
	CLKCMU_MFC_MFC,
};
enum clk_id cmucal_mux_clkcmu_mif_nocp_user_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_NOCP,
};
enum clk_id cmucal_clkmux_mif_ddrphy2x_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_SWITCH,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
};
enum clk_id cmucal_mux_clkcmu_misc_noc_user_parents[] = {
	OSCCLK_MISC,
	CLKCMU_MISC_NOC,
};
enum clk_id cmucal_mux_clkcmu_misc_sc_user_parents[] = {
	OSCCLK_MISC,
	CLKCMU_MISC_SC,
};
enum clk_id cmucal_mux_clkcmu_nocl0_noc_user_parents[] = {
	OSCCLK_NOCL0,
	CLKCMU_NOCL0_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl1a_noc_user_parents[] = {
	OSCCLK_NOCL1A,
	CLKCMU_NOCL1A_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl1b_noc_user_parents[] = {
	OSCCLK_NOCL1B,
	CLKCMU_NOCL1B_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl2aa_noc_user_parents[] = {
	OSCCLK_NOCL2AA,
	CLKCMU_NOCL2AA_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl2ab_noc_user_parents[] = {
	OSCCLK_NOCL2AB,
	CLKCMU_NOCL2AB_NOC,
};
enum clk_id cmucal_mux_clkcmu_peric0_noc_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_NOC,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi6_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi3_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi4_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi5_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi14_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_i3c_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi1_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi0_uart_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi2_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_noc_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_NOC,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi11_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi12_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi0_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_i3c_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi9_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi10_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi13_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi15_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_rgbp_rgbp_user_parents[] = {
	OSCCLK_RGBP,
	CLKCMU_RGBP_RGBP,
};
enum clk_id cmucal_mux_clkcmu_rgbp_mcfp_user_parents[] = {
	OSCCLK_RGBP,
	CLKCMU_RGBP_MCFP,
};
enum clk_id cmucal_clkcmu_mif_ddrphy2x_s2d_parents[] = {
	OSCCLK_S2D,
	PLL_MIF_S2D,
};
enum clk_id cmucal_mux_clkcmu_tnr_merge_user_parents[] = {
	OSCCLK_TNR,
	CLKCMU_TNR_MERGE,
};
enum clk_id cmucal_mux_clkcmu_tnr_align_user_parents[] = {
	OSCCLK_TNR,
	CLKCMU_TNR_ALIGN,
};
enum clk_id cmucal_mux_clkcmu_tpu_noc_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_NOC,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpu_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_TPU,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpuctl_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_TPUCTL,
};
enum clk_id cmucal_mux_clkcmu_yuvp_noc_user_parents[] = {
	OSCCLK_YUVP,
	CLKCMU_YUVP_NOC,
};
enum clk_id cmucal_mux_clk_tpu_tpu_lpm_parents[] = {
	MUX_CLK_TPU_TPU,
	OSCCLK_TPU,
};
enum clk_id cmucal_mux_clk_tpu_tpuctrl_lpm_parents[] = {
	MUX_CLK_TPU_TPUCTL,
	OSCCLK_TPU,
};
enum clk_id cmucal_mux_clk_tpu_noc_lpm_parents[] = {
	MUX_CLKCMU_TPU_NOC_USER,
	OSCCLK_TPU,
};
struct cmucal_mux cmucal_mux_list[] = {
	CLK_MUX(MUX_CLKCMU_APM_FUNC, cmucal_mux_clkcmu_apm_func_parents, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_APM_FUNCSRC, cmucal_mux_clkcmu_apm_funcsrc_parents, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUR_AUR, cmucal_mux_clk_aur_aur_parents, CLK_CON_MUX_MUX_CLK_AUR_AUR_SELECT, CLK_CON_MUX_MUX_CLK_AUR_AUR_BUSY, CLK_CON_MUX_MUX_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC, cmucal_mux_clkcmu_mfc_mfc_parents, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB32DRD, cmucal_mux_clkcmu_hsi0_usb32drd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D, cmucal_mux_clkcmu_g2d_g2d_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ISPFE_NOC, cmucal_mux_clkcmu_ispfe_noc_parents, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DSU_SWITCH, cmucal_mux_clkcmu_cpucl0_dsu_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL0_NOC, cmucal_mux_clkcmu_nocl0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_SWITCH, cmucal_mux_clkcmu_mif_switch_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_RGBP_RGBP, cmucal_mux_clkcmu_rgbp_rgbp_parents, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_SELECT, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_BUSY, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_NOC, cmucal_mux_clkcmu_mcsc_noc_parents, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_JPEG, cmucal_mux_clkcmu_g2d_jpeg_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG, cmucal_mux_clkcmu_cpucl0_dbg_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_NOC, cmucal_mux_clkcmu_hsi1_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK0, cmucal_mux_clkcmu_cis_clk0_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK1, cmucal_mux_clkcmu_cis_clk1_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK2, cmucal_mux_clkcmu_cis_clk2_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK3, cmucal_mux_clkcmu_cis_clk3_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BW_NOC, cmucal_mux_clkcmu_bw_noc_parents, CLK_CON_MUX_MUX_CLKCMU_BW_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_BW_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_UFS_EMBD, cmucal_mux_clkcmu_hsi2_ufs_embd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CMU_CMUREF, cmucal_mux_cmu_cmuref_parents, CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_NOC, cmucal_mux_clkcmu_peric0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_NOC, cmucal_mux_clkcmu_peric1_noc_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_NOC, cmucal_mux_clkcmu_misc_noc_parents, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC, cmucal_mux_clkcmu_hsi0_dpgtc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE, cmucal_mux_clkcmu_hsi2_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_NOC, cmucal_mux_clkcmu_hsi2_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_NOCP, cmucal_mux_clkcmu_mif_nocp_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_IP, cmucal_mux_clkcmu_peric0_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_IP, cmucal_mux_clkcmu_peric1_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_NOC, cmucal_mux_clkcmu_tpu_noc_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USBDPDBG, cmucal_mux_clkcmu_hsi0_usbdpdbg_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUF0_NOC, cmucal_mux_clkcmu_dpuf0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH, cmucal_mux_clkcmu_cpucl1_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE, cmucal_mux_clkcmu_hsi1_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_NOC, cmucal_mux_clkcmu_hsi0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TOP_CMUREF, cmucal_mux_clkcmu_top_cmuref_parents, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSE_NOC, cmucal_mux_clkcmu_gse_noc_parents, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK4, cmucal_mux_clkcmu_cis_clk4_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST, cmucal_mux_clkcmu_cmu_boost_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_MERGE, cmucal_mux_clkcmu_tnr_merge_parents, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_SELECT, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_BUSY, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2AA_NOC, cmucal_mux_clkcmu_nocl2aa_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1A_NOC, cmucal_mux_clkcmu_nocl1a_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1B_NOC, cmucal_mux_clkcmu_nocl1b_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK5, cmucal_mux_clkcmu_cis_clk5_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK6, cmucal_mux_clkcmu_cis_clk6_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_YUVP_NOC, cmucal_mux_clkcmu_yuvp_noc_parents, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC0, cmucal_mux_clkcmu_gdc_gdc0_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC1, cmucal_mux_clkcmu_gdc_gdc1_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPU, cmucal_mux_clkcmu_tpu_tpu_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_MMC_CARD, cmucal_mux_clkcmu_hsi2_mmc_card_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK7, cmucal_mux_clkcmu_cis_clk7_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_GLB, cmucal_mux_clkcmu_g3d_glb_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_SWITCH, cmucal_mux_clkcmu_cpucl2_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_LME, cmucal_mux_clkcmu_gdc_lme_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_LME_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_LME_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_SC, cmucal_mux_clkcmu_misc_sc_parents, CLK_CON_MUX_MUX_CLKCMU_MISC_SC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MISC_SC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUB_NOC, cmucal_mux_clkcmu_dpub_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EH_NOC, cmucal_mux_clkcmu_eh_noc_parents, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST_OPTION1, cmucal_mux_clkcmu_cmu_boost_option1_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TOP_BOOST_OPTION1, cmucal_mux_clkcmu_top_boost_option1_parents, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPUCTL, cmucal_mux_clkcmu_tpu_tpuctl_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_SWITCH, cmucal_mux_clkcmu_g3d_switch_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_NOCD, cmucal_mux_clkcmu_g3d_nocd_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AUR, cmucal_mux_clkcmu_aur_aur_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_NOC, cmucal_mux_clkcmu_aur_noc_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AURCTL, cmucal_mux_clkcmu_aur_aurctl_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUF1_NOC, cmucal_mux_clkcmu_dpuf1_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUB_DSIM, cmucal_mux_clkcmu_dpub_dsim_parents, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_RGBP_MCFP, cmucal_mux_clkcmu_rgbp_mcfp_parents, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_SELECT, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_BUSY, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2AB_NOC, cmucal_mux_clkcmu_nocl2ab_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_CPU_SWITCH, cmucal_mux_clkcmu_cpucl0_cpu_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_BCI_SWITCH, cmucal_mux_clkcmu_cpucl0_bci_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_PERI, cmucal_mux_clkcmu_hsi0_peri_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_ALIGN, cmucal_mux_clkcmu_tnr_align_parents, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_SELECT, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_BUSY, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_TRACE, cmucal_mux_clkcmu_g3d_trace_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPOSC, cmucal_mux_clkcmu_hsi0_dposc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_DSU, cmucal_mux_clk_cpucl0_dsu_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL0_CMUREF, cmucal_mux_cpucl0_cmuref_parents, CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_CPU, cmucal_mux_clk_cpucl0_cpu_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_BCI, cmucal_mux_clk_cpucl0_bci_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLK_CPUCL0_BCI_SHORTSTOP_SYNC, cmucal_clk_cpucl0_bci_shortstop_sync_parents, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_SELECT, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_BUSY, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL1_CMUREF, cmucal_mux_cpucl1_cmuref_parents, CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL1_CPU, cmucal_mux_clk_cpucl1_cpu_parents, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL2_CPU, cmucal_mux_clk_cpucl2_cpu_parents, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL2_CMUREF, cmucal_mux_cpucl2_cmuref_parents, CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_STACKS, cmucal_mux_clk_g3d_stacks_parents, CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT, CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY, CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_L2_GLB, cmucal_mux_clk_g3d_l2_glb_parents, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_TOP, cmucal_mux_clk_g3d_top_parents, CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT, CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY, CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_GSACORE_CPU_HCH, cmucal_mux_clk_gsacore_cpu_hch_parents, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_SELECT, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_BUSY, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSA_FUNC, cmucal_mux_clkcmu_gsa_func_parents, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSA_FUNCSRC, cmucal_mux_clkcmu_gsa_funcsrc_parents, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_GSACTRL_SC, cmucal_mux_clk_gsactrl_sc_parents, CLK_CON_MUX_MUX_CLK_GSACTRL_SC_SELECT, CLK_CON_MUX_MUX_CLK_GSACTRL_SC_BUSY, CLK_CON_MUX_MUX_CLK_GSACTRL_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_GSACTRL_NOC, cmucal_mux_clk_gsactrl_noc_parents, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_SELECT, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_BUSY, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USB32DRD, cmucal_mux_clk_hsi0_usb32drd_parents, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_NOC, cmucal_mux_clk_hsi0_noc_parents, CLK_CON_MUX_MUX_CLK_HSI0_NOC_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_NOC_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USB20_REF, cmucal_mux_clk_hsi0_usb20_ref_parents, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USI0, cmucal_mux_clk_hsi0_usi0_parents, CLK_CON_MUX_MUX_CLK_HSI0_USI0_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USI0_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USI1, cmucal_mux_clk_hsi0_usi1_parents, CLK_CON_MUX_MUX_CLK_HSI0_USI1_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USI1_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USI2, cmucal_mux_clk_hsi0_usi2_parents, CLK_CON_MUX_MUX_CLK_HSI0_USI2_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USI2_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_I3C, cmucal_mux_clk_hsi0_i3c_parents, CLK_CON_MUX_MUX_CLK_HSI0_I3C_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_I3C_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USI3, cmucal_mux_clk_hsi0_usi3_parents, CLK_CON_MUX_MUX_CLK_HSI0_USI3_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USI3_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_RTCCLK, cmucal_mux_clk_hsi0_rtcclk_parents, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USI4, cmucal_mux_clk_hsi0_usi4_parents, CLK_CON_MUX_MUX_CLK_HSI0_USI4_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USI4_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI1_NOC, cmucal_mux_clk_hsi1_noc_parents, CLK_CON_MUX_MUX_CLK_HSI1_NOC_SELECT, CLK_CON_MUX_MUX_CLK_HSI1_NOC_BUSY, CLK_CON_MUX_MUX_CLK_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF_CMUREF, cmucal_mux_mif_cmuref_parents, CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL0_CMUREF, cmucal_mux_nocl0_cmuref_parents, CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL0_NOC, cmucal_mux_clk_nocl0_noc_parents, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_SELECT, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_BUSY, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL0_NOC_OPTION1, cmucal_mux_clk_nocl0_noc_option1_parents, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_SELECT, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_BUSY, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL1A_CMUREF, cmucal_mux_nocl1a_cmuref_parents, CLK_CON_MUX_MUX_NOCL1A_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL1A_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL1A_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL1B_CMUREF, cmucal_mux_nocl1b_cmuref_parents, CLK_CON_MUX_MUX_NOCL1B_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL1B_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL1B_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL1B_NOC_OPTION1, cmucal_mux_clk_nocl1b_noc_option1_parents, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_SELECT, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_BUSY, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL2AA_CMUREF, cmucal_mux_nocl2aa_cmuref_parents, CLK_CON_MUX_MUX_NOCL2AA_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL2AA_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL2AA_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL2AB_CMUREF, cmucal_mux_nocl2ab_cmuref_parents, CLK_CON_MUX_MUX_NOCL2AB_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL2AB_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL2AB_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_S2D_CORE, cmucal_mux_clk_s2d_core_parents, CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPU, cmucal_mux_clk_tpu_tpu_parents, CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT, CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPUCTL, cmucal_mux_clk_tpu_tpuctl_parents, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),

	/* For CLKOUT0 related CLK_MUX, it wasn't generated properly, remove them */
	CLK_MUX(MUX_CLKCMU_AUR_SWITCH_USER, cmucal_mux_clkcmu_aur_switch_user_parents, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AURCTL_USER, cmucal_mux_clkcmu_aur_aurctl_user_parents, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_NOC_USER, cmucal_mux_clkcmu_aur_noc_user_parents, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BW_NOC_USER, cmucal_mux_clkcmu_bw_noc_user_parents, PLL_CON0_MUX_CLKCMU_BW_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BW_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_BW_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_dsu_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_NOC_USER, cmucal_mux_clkcmu_cpucl0_dbg_noc_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_cpu_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_bci_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_mux_clkcmu_cpucl1_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_SWITCH_USER, cmucal_mux_clkcmu_cpucl2_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUB_NOC_USER, cmucal_mux_clkcmu_dpub_noc_user_parents, PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUB_DSIM_USER, cmucal_mux_clkcmu_dpub_dsim_user_parents, PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUF0_NOC_USER, cmucal_mux_clkcmu_dpuf0_noc_user_parents, PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUF1_NOC_USER, cmucal_mux_clkcmu_dpuf1_noc_user_parents, PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EH_NOC_USER, cmucal_mux_clkcmu_eh_noc_user_parents, PLL_CON0_MUX_CLKCMU_EH_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EH_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_EH_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D_USER, cmucal_mux_clkcmu_g2d_g2d_user_parents, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_JPEG_USER, cmucal_mux_clkcmu_g2d_jpeg_user_parents, PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_SWITCH_USER, cmucal_mux_clkcmu_g3d_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3DCORE_STACKS_USER, cmucal_mux_clk_g3dcore_stacks_user_parents, PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER_MUX_SEL, PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER_BUSY, PLL_CON1_MUX_CLK_G3DCORE_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_GLB_USER, cmucal_mux_clkcmu_g3d_glb_user_parents, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3DCORE_COREGROUP_USER, cmucal_mux_clk_g3dcore_coregroup_user_parents, PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER_MUX_SEL, PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER_BUSY, PLL_CON1_MUX_CLK_G3DCORE_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_NOCD_USER, cmucal_mux_clkcmu_g3d_nocd_user_parents, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3DCORE_TOP_USER, cmucal_mux_clk_g3dcore_top_user_parents, PLL_CON0_MUX_CLK_G3DCORE_TOP_USER_MUX_SEL, PLL_CON0_MUX_CLK_G3DCORE_TOP_USER_BUSY, PLL_CON1_MUX_CLK_G3DCORE_TOP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3DCORE_TRACE_USER, cmucal_mux_clk_g3dcore_trace_user_parents, PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER_MUX_SEL, PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER_BUSY, PLL_CON1_MUX_CLK_G3DCORE_TRACE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC0_USER, cmucal_mux_clkcmu_gdc_gdc0_user_parents, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_LME_USER, cmucal_mux_clkcmu_gdc_lme_user_parents, PLL_CON0_MUX_CLKCMU_GDC_LME_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_LME_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_LME_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC1_USER, cmucal_mux_clkcmu_gdc_gdc1_user_parents, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSE_NOC_USER, cmucal_mux_clkcmu_gse_noc_user_parents, PLL_CON0_MUX_CLKCMU_GSE_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GSE_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_GSE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_NOC_USER, cmucal_mux_clkcmu_hsi0_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB32DRD_USER, cmucal_mux_clkcmu_hsi0_usb32drd_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC_USER, cmucal_mux_clkcmu_hsi0_dpgtc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USPDPDBG_USER, cmucal_mux_clkcmu_hsi0_uspdpdbg_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_ALT_USER, cmucal_mux_clkcmu_hsi0_alt_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB20_USER, cmucal_mux_clkcmu_hsi0_usb20_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_TCXO_USER, cmucal_mux_clkcmu_hsi0_tcxo_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_PERI_USER, cmucal_mux_clkcmu_hsi0_peri_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_PERI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPOSC_USER, cmucal_mux_clkcmu_hsi0_dposc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_NOC_USER, cmucal_mux_clkcmu_hsi1_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE_USER, cmucal_mux_clkcmu_hsi1_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_ALT_USER, cmucal_mux_clkcmu_hsi1_alt_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_ALT_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_NOC_USER, cmucal_mux_clkcmu_hsi2_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE_USER, cmucal_mux_clkcmu_hsi2_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_UFS_EMBD_USER, cmucal_mux_clkcmu_hsi2_ufs_embd_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_MMC_CARD_USER, cmucal_mux_clkcmu_hsi2_mmc_card_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ISPFE_NOC_USER, cmucal_mux_clkcmu_ispfe_noc_user_parents, PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_ISPFE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_NOC_USER, cmucal_mux_clkcmu_mcsc_noc_user_parents, PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC_USER, cmucal_mux_clkcmu_mfc_mfc_user_parents, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_NOCP_USER, cmucal_mux_clkcmu_mif_nocp_user_parents, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF_DDRPHY2X, cmucal_clkmux_mif_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_NOC_USER, cmucal_mux_clkcmu_misc_noc_user_parents, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_SC_USER, cmucal_mux_clkcmu_misc_sc_user_parents, PLL_CON0_MUX_CLKCMU_MISC_SC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MISC_SC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MISC_SC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL0_NOC_USER, cmucal_mux_clkcmu_nocl0_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1A_NOC_USER, cmucal_mux_clkcmu_nocl1a_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1B_NOC_USER, cmucal_mux_clkcmu_nocl1b_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2AA_NOC_USER, cmucal_mux_clkcmu_nocl2aa_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL2AA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2AB_NOC_USER, cmucal_mux_clkcmu_nocl2ab_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL2AB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_NOC_USER, cmucal_mux_clkcmu_peric0_noc_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI6_USI_USER, cmucal_mux_clkcmu_peric0_usi6_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI3_USI_USER, cmucal_mux_clkcmu_peric0_usi3_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI4_USI_USER, cmucal_mux_clkcmu_peric0_usi4_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI5_USI_USER, cmucal_mux_clkcmu_peric0_usi5_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI14_USI_USER, cmucal_mux_clkcmu_peric0_usi14_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_I3C_USER, cmucal_mux_clkcmu_peric0_i3c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI1_USI_USER, cmucal_mux_clkcmu_peric0_usi1_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI0_UART_USER, cmucal_mux_clkcmu_peric0_usi0_uart_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI2_USI_USER, cmucal_mux_clkcmu_peric0_usi2_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_NOC_USER, cmucal_mux_clkcmu_peric1_noc_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI11_USI_USER, cmucal_mux_clkcmu_peric1_usi11_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI12_USI_USER, cmucal_mux_clkcmu_peric1_usi12_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI0_USI_USER, cmucal_mux_clkcmu_peric1_usi0_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_I3C_USER, cmucal_mux_clkcmu_peric1_i3c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI9_USI_USER, cmucal_mux_clkcmu_peric1_usi9_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI10_USI_USER, cmucal_mux_clkcmu_peric1_usi10_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI13_USI_USER, cmucal_mux_clkcmu_peric1_usi13_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI15_USI_USER, cmucal_mux_clkcmu_peric1_usi15_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_RGBP_RGBP_USER, cmucal_mux_clkcmu_rgbp_rgbp_user_parents, PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER_BUSY, PLL_CON1_MUX_CLKCMU_RGBP_RGBP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_RGBP_MCFP_USER, cmucal_mux_clkcmu_rgbp_mcfp_user_parents, PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER_BUSY, PLL_CON1_MUX_CLKCMU_RGBP_MCFP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKCMU_MIF_DDRPHY2X_S2D, cmucal_clkcmu_mif_ddrphy2x_s2d_parents, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_MERGE_USER, cmucal_mux_clkcmu_tnr_merge_user_parents, PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER_BUSY, PLL_CON1_MUX_CLKCMU_TNR_MERGE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_ALIGN_USER, cmucal_mux_clkcmu_tnr_align_user_parents, PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER_BUSY, PLL_CON1_MUX_CLKCMU_TNR_ALIGN_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_NOC_USER, cmucal_mux_clkcmu_tpu_noc_user_parents, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPU_USER, cmucal_mux_clkcmu_tpu_tpu_user_parents, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPUCTL_USER, cmucal_mux_clkcmu_tpu_tpuctl_user_parents, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_YUVP_NOC_USER, cmucal_mux_clkcmu_yuvp_noc_user_parents, PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPU_LPM, cmucal_mux_clk_tpu_tpu_lpm_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPUCTRL_LPM, cmucal_mux_clk_tpu_tpuctrl_lpm_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_NOC_LPM, cmucal_mux_clk_tpu_noc_lpm_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM_BUSY, CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM_ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_mux_size = ARRAY_SIZE(cmucal_mux_list);

struct cmucal_div cmucal_div_list[] = {
	CLK_DIV(DIV_CLK_AOC_NOC_LH, I_CLK_AOC_NOC, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AOC_TRACE_LH, I_CLK_AOC_TRACE, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_BUSY, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_BOOST, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY, CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI0_USI, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI0_UART, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI1_UART, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_I3C_PMIC, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_NOC_LH, DIV_CLK_APM_NOC, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_NOC, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_NOC_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_NOC_BUSY, CLK_CON_DIV_DIV_CLK_APM_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_NOCP, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_DIV_DIV_CLK_AUR_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_AUR_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_AUR_ADD_CH_CLK, OSCCLK_AUR, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_BUSY, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_AURCTL_LH, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_BUSY, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_NOCP_LH, DIV_CLK_AUR_NOCP, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BW_NOCP, MUX_CLKCMU_BW_NOC_USER, CLK_CON_DIV_DIV_CLK_BW_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BW_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_BW_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH, CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_NOC, GATE_CLKCMU_PERIC0_NOC, CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MISC_NOC, GATE_CLKCMU_MISC_NOC, CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY, CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_NOC, GATE_CLKCMU_HSI1_NOC, CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUF0_NOC, GATE_CLKCMU_DPUF0_NOC, CLK_CON_DIV_CLKCMU_DPUF0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUF0_NOC_BUSY, CLK_CON_DIV_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC_MFC, GATE_CLKCMU_MFC_MFC, CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_G2D, GATE_CLKCMU_G2D_G2D, CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_USB32DRD, GATE_CLKCMU_HSI0_USB32DRD, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_BUSY, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_ISPFE_NOC, GATE_CLKCMU_ISPFE_NOC, CLK_CON_DIV_CLKCMU_ISPFE_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_ISPFE_NOC_BUSY, CLK_CON_DIV_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_NOC, GATE_CLKCMU_PERIC1_NOC, CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_DSU_SWITCH, GATE_CLKCMU_CPUCL0_DSU_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC, CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_RGBP_RGBP, GATE_CLKCMU_RGBP_RGBP, CLK_CON_DIV_CLKCMU_RGBP_RGBP_DIVRATIO, CLK_CON_DIV_CLKCMU_RGBP_RGBP_BUSY, CLK_CON_DIV_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MCSC_NOC, GATE_CLKCMU_MCSC_NOC, CLK_CON_DIV_CLKCMU_MCSC_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_MCSC_NOC_BUSY, CLK_CON_DIV_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_JPEG, GATE_CLKCMU_G2D_JPEG, CLK_CON_DIV_CLKCMU_G2D_JPEG_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_JPEG_BUSY, CLK_CON_DIV_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_PCIE, GATE_CLKCMU_HSI2_PCIE, CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY, CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_DBG, GATE_CLKCMU_CPUCL0_DBG_NOC, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0, CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1, CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2, CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3, CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BW_NOC, GATE_CLKCMU_BW_NOC, CLK_CON_DIV_CLKCMU_BW_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_BW_NOC_BUSY, CLK_CON_DIV_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_UFS_EMBD, GATE_CLKCMU_HSI2_UFS_EMBD, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_DPGTC, GATE_CLKCMU_HSI0_DPGTC, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CMU_CMUREF, GATE_CLKCMU_TOP_CMUREF, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MIF_NOCP, GATE_CLKCMU_MIF_NOCP, CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO, CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY, CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_IP, GATE_CLKCMU_PERIC0_IP, CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_IP, GATE_CLKCMU_PERIC1_IP, CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_NOC, GATE_CLKCMU_TPU_NOC, CLK_CON_DIV_CLKCMU_TPU_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_NOC_BUSY, CLK_CON_DIV_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_PCIE, GATE_CLKCMU_HSI1_PCIE, CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY, CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_NOC, GATE_CLKCMU_HSI0_NOC, CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GSE_NOC, GATE_CLKCMU_GSE_NOC, CLK_CON_DIV_CLKCMU_GSE_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_GSE_NOC_BUSY, CLK_CON_DIV_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4, CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TNR_MERGE, GATE_CLKCMU_TNR_MERGE, CLK_CON_DIV_CLKCMU_TNR_MERGE_DIVRATIO, CLK_CON_DIV_CLKCMU_TNR_MERGE_BUSY, CLK_CON_DIV_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL2AA_NOC, GATE_CLKCMU_NOCL2AA_NOC, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL1B_NOC, GATE_CLKCMU_NOCL1B_NOC, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5, CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK6, GATE_CLKCMU_CIS_CLK6, CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK7, GATE_CLKCMU_CIS_CLK7, CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_YUVP_NOC, GATE_CLKCMU_DNS_NOC, CLK_CON_DIV_CLKCMU_YUVP_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_YUVP_NOC_BUSY, CLK_CON_DIV_CLKCMU_YUVP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_GDC0, GATE_CLKCMU_GDC_GDC0, CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY, CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_GDC1, GATE_CLKCMU_GDC_GDC1, CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY, CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_TPU, GATE_CLKCMU_TPU_TPU, CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY, CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_NOC, GATE_CLKCMU_HSI2_NOC, CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_MMC_CARD, GATE_CLKCMU_HSI2_MMCCARD, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_GLB, GATE_CLKCMU_G3D_GLB, CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY, CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL2_SWITCH, GATE_CLKCMU_CPUCL2_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_LME, GATE_CLKCMU_GDC_LME, CLK_CON_DIV_CLKCMU_GDC_LME_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_LME_BUSY, CLK_CON_DIV_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MISC_SC, GATE_CLKCMU_MISC_SC, CLK_CON_DIV_CLKCMU_MISC_SC_DIVRATIO, CLK_CON_DIV_CLKCMU_MISC_SC_BUSY, CLK_CON_DIV_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUB_NOC, GATE_CLKCMU_DPUB_NOC, CLK_CON_DIV_CLKCMU_DPUB_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUB_NOC_BUSY, CLK_CON_DIV_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_EH_NOC, GATE_CLKCMU_EH_NOC, CLK_CON_DIV_CLKCMU_EH_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_EH_NOC_BUSY, CLK_CON_DIV_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_TPUCTL, GATE_CLKCMU_TPU_TPUCTL, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV5, PLL_SHARED0_D1, CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_NOCD, GATE_CLKCMU_G3D_NOCD, CLK_CON_DIV_CLKCMU_G3D_NOCD_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_NOCD_BUSY, CLK_CON_DIV_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_AUR, GATE_CLKCMU_AUR_AUR, CLK_CON_DIV_CLKCMU_AUR_AUR_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_AUR_BUSY, CLK_CON_DIV_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_NOC, GATE_CLKCMU_AUR_NOC, CLK_CON_DIV_CLKCMU_AUR_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_NOC_BUSY, CLK_CON_DIV_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_AURCTL, GATE_CLKCMU_AUR_AURCTL, CLK_CON_DIV_CLKCMU_AUR_AURCTL_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_AURCTL_BUSY, CLK_CON_DIV_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUF1_NOC, GATE_CLKCMU_DPUF1_NOC, CLK_CON_DIV_CLKCMU_DPUF1_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUF1_NOC_BUSY, CLK_CON_DIV_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUB_DSIM, GATE_CLKCMU_DPUB_DSIM, CLK_CON_DIV_CLKCMU_DPUB_DSIM_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUB_DSIM_BUSY, CLK_CON_DIV_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_RGBP_MCFP, GATE_CLKCMU_RGBP_MCFP, CLK_CON_DIV_CLKCMU_RGBP_MCFP_DIVRATIO, CLK_CON_DIV_CLKCMU_RGBP_MCFP_BUSY, CLK_CON_DIV_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL2AB_NOC, GATE_CLKCMU_NOCL2AB_NOC, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_CPU_SWITCH, GATE_CLKCMU_CPUCL0_CPU_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_BCI_SWITCH, GATE_CLKCMU_CPUCL0_BCI_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_PERI, GATE_CLKCMU_HSI0_PERI, CLK_CON_DIV_CLKCMU_HSI0_PERI_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_PERI_BUSY, CLK_CON_DIV_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TNR_ALIGN, GATE_CLKCMU_TNR_ALIGN, CLK_CON_DIV_CLKCMU_TNR_ALIGN_DIVRATIO, CLK_CON_DIV_CLKCMU_TNR_ALIGN_BUSY, CLK_CON_DIV_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_TRACE, GATE_CLKCMU_G3D_TRACE, CLK_CON_DIV_CLKCMU_G3D_TRACE_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_TRACE_BUSY, CLK_CON_DIV_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_DPOSC, GATE_CLKCMU_HSI0_DPOSC, CLK_CON_DIV_CLKCMU_HSI0_DPOSC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_DPOSC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CMUREF, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_GICCLK, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PCLKDBG, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PERIPHCLK, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_PCLKDBG, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_PCLK, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_NOC, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_ATCLK_LH, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_NOC_LH, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_GICCLK_LH, DIV_CLK_CLUSTER0_GICCLK, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_PCLK_LH, DIV_CLK_CPUCL0_PCLK, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PPUCLK, DIV_CLK_CPUCL0_DSU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_ADD_CH_CLK, OSCCLK_CPUCL0, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK_DBG, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CMUREF, DIV_CLK_CPUCL1_CPU, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL2_CMUREF, DIV_CLK_CPUCL2_CPU, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUB_NOCP, MUX_CLKCMU_DPUB_NOC_USER, CLK_CON_DIV_DIV_CLK_DPUB_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUB_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DPUB_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUF0_NOCP, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUF1_NOCP, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_EH_NOCP, MUX_CLKCMU_EH_NOC_USER, CLK_CON_DIV_DIV_CLK_EH_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_EH_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_EH_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_EH_NOCP_LH, DIV_CLK_EH_NOCP, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G2D_NOCP, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_DIV_DIV_CLK_G2D_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G2D_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_G2D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_NOCP, DIV_CLK_G3D_L2_GLB, CLK_CON_DIV_DIV_CLK_G3D_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_G3D_ADD_CH_CLK, OSCCLK_G3D, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_BUSY, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_TOP, MUX_CLK_G3D_TOP, CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY, CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_NOCP_LH, DIV_CLK_G3D_NOCP, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GDC_NOCP, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_DIV_DIV_CLK_GDC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GDC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GDC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOCP, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOCD, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_SPI_FPS, GATE_CLK_GSACTRL2CORE_PERI, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_SPI_GSC, GATE_CLK_GSACTRL2CORE_PERI, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_UART, GATE_CLK_GSACTRL2CORE_PERI, CLK_CON_DIV_DIV_CLK_GSACORE_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_UART_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOC, GATE_CLK_GSACTRL2CORE, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_CPU_LH, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_SC, GATE_CLK_GSACTRL2CORE_SC, CLK_CON_DIV_DIV_CLK_GSACORE_SC_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_SC_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCP, DIV_CLK_GSACTRL_NOCD, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCD, MUX_CLK_GSACTRL_NOC, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCP_LH, DIV_CLK_GSACTRL_NOCP, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSE_NOCP, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_DIV_DIV_CLK_GSE_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSE_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GSE_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USB32DRD, MUX_CLKCMU_HSI0_USB20_USER, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USB, PLL_USB, CLK_CON_DIV_DIV_CLK_HSI0_USB_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USB_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_NOC_LH, MUX_CLK_HSI0_NOC, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_I3C, GATE_CLK_HSI0_I3C, CLK_CON_DIV_DIV_CLK_HSI0_I3C_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_I3C_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USI2, GATE_CLK_HSI0_USI2, CLK_CON_DIV_DIV_CLK_HSI0_USI2_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USI2_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USI0, GATE_CLK_HSI0_USI0, CLK_CON_DIV_DIV_CLK_HSI0_USI0_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USI0_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USI1, GATE_CLK_HSI0_USI1, CLK_CON_DIV_DIV_CLK_HSI0_USI1_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USI1_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USI3, GATE_CLK_HSI0_USI3, CLK_CON_DIV_DIV_CLK_HSI0_USI3_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USI3_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_EUSB, MUX_CLK_HSI0_NOC, CLK_CON_DIV_DIV_CLK_HSI0_EUSB_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_EUSB_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_EUSB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USI4, GATE_CLK_HSI0_USI4, CLK_CON_DIV_DIV_CLK_HSI0_USI4_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USI4_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI1_NOCP, MUX_CLK_HSI1_NOC, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI1_NOC_LH, MUX_CLK_HSI1_NOC, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_HSI1_ALT, GATE_CLK_HSI1_ALT, CLK_CON_DIV_CLK_HSI1_ALT_DIVRATIO, CLK_CON_DIV_CLK_HSI1_ALT_BUSY, CLK_CON_DIV_CLK_HSI1_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI2_NOCP, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI2_NOC_LH, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ISPFE_NOCP, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ISPFE_DCPHY, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_DIVRATIO, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_BUSY, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MCSC_NOCP, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MFC_NOCP, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MIF_NOCP_LH, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_NOCP, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_GIC, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY, CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_GIC_LH, DIV_CLK_MISC_GIC, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_BUSY, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_NOCP_LH, DIV_CLK_MISC_NOCP, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCP, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC1_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC2_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC3_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCD_LH, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCP_LH, DIV_CLK_NOCL0_NOCP, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCP, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCD_LH, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCP_LH, DIV_CLK_NOCL1A_NOCP, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCP, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCD_LH, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCP_LH, DIV_CLK_NOCL1B_NOCP, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AA_NOCP, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AA_NOCD_LH, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AA_NOCP_LH, DIV_CLK_NOCL2AA_NOCP, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AB_NOCP_LH, DIV_CLK_NOCL2AB_NOCP, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AB_NOCD_LH, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2AB_NOCP, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI6_USI, MUX_CLKCMU_PERIC0_USI6_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI3_USI, MUX_CLKCMU_PERIC0_USI3_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI4_USI, MUX_CLKCMU_PERIC0_USI4_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI5_USI, MUX_CLKCMU_PERIC0_USI5_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI14_USI, MUX_CLKCMU_PERIC0_USI14_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_I3C, MUX_CLKCMU_PERIC0_I3C_USER, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI1_USI, MUX_CLKCMU_PERIC0_USI1_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI0_UART, MUX_CLKCMU_PERIC0_USI0_UART_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI2_USI, MUX_CLKCMU_PERIC0_USI2_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_NOCP_LH, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI11_USI, MUX_CLKCMU_PERIC1_USI11_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_I3C, MUX_CLKCMU_PERIC1_I3C_USER, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI12_USI, MUX_CLKCMU_PERIC1_USI12_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI0_USI, MUX_CLKCMU_PERIC1_USI0_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI9_USI, MUX_CLKCMU_PERIC1_USI9_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI10_USI, MUX_CLKCMU_PERIC1_USI10_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI13_USI, MUX_CLKCMU_PERIC1_USI13_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_NOCP_LH, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI15_USI, MUX_CLKCMU_PERIC1_USI15_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_RGBP_NOCP, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_DIV_DIV_CLK_RGBP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_RGBP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_RGBP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_S2D_CORE_LH, MUX_CLK_S2D_CORE, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_BUSY, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TNR_NOCP, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_DIV_DIV_CLK_TNR_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TNR_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_TNR_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_NOCP, MUX_CLK_TPU_NOC_LPM, CLK_CON_DIV_DIV_CLK_TPU_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_TPU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPUCTL_DBG, DIV_CLK_TPU_TPUCTL, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_NOCP_LH, DIV_CLK_TPU_NOCP, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_TPU_ADD_CH_CLK, OSCCLK_TPU, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_BUSY, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_YUVP_NOCP, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_DIV_DIV_CLK_YUVP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_YUVP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_YUVP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_AUR, MUX_CLK_AUR_AUR, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_AUR_AUR_BUSY, CLK_CON_DIV_DIV_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DSU, MUX_CLK_CPUCL0_DSU, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_DSU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DSU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CPU, MUX_CLK_CPUCL0_CPU, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_BCI, MUX_CLK_CPUCL0_BCI, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_BCI_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_BCI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CPU, MUX_CLK_CPUCL1_CPU, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL2_CPU, MUX_CLK_CPUCL2_CPU, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_STACKS, MUX_CLK_G3D_STACKS, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY, CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_L2_GLB, MUX_CLK_G3D_L2_GLB, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPU, MUX_CLK_TPU_TPU_LPM, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPUCTL, MUX_CLK_TPU_TPUCTRL_LPM, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_div_size = ARRAY_SIZE(cmucal_div_list);

struct cmucal_gate cmucal_gate_list[] = {
	CLK_GATE(CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK, I_CLK_AOC_TRACE, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK, I_CLK_AOC_TRACE, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_APM_FUNC, MUX_CLKCMU_APM_FUNC, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_NOCL1B_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_NOCL0_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_CMU_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK, DIV_CLK_APM_USI0_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK, DIV_CLK_APM_USI1_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK, DIV_CLK_APM_USI0_USI, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK, DIV_CLK_APM_USI0_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK, DIV_CLK_APM_USI0_USI, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK, DIV_CLK_APM_USI1_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK, DIV_CLK_APM_I3C_PMIC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, DIV_CLK_APM_I3C_PMIC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK, DIV_CLK_APM_NOC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK, DIV_CLK_AUR_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK, OSCCLK_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK, MUX_CLK_AUR_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK, MUX_CLK_AUR_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK, MUX_CLKCMU_BW_NOC_USER, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK, DIV_CLK_BW_NOCP, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_BW, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_NOC, MUX_CLKCMU_HSI1_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_SWITCH, MUX_CLKCMU_MIF_SWITCH, CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC_MFC, MUX_CLKCMU_MFC_MFC, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_G2D, MUX_CLKCMU_G2D_G2D, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USB32DRD, MUX_CLKCMU_HSI0_USB32DRD, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_NOC, MUX_CLKCMU_HSI2_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUF0_NOC, MUX_CLKCMU_DPUF0_NOC, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_SWITCH, MUX_CLKCMU_G3D_SWITCH, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MISC_NOC, MUX_CLKCMU_MISC_NOC, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_ISPFE_NOC, MUX_CLKCMU_ISPFE_NOC, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_NOC, MUX_CLKCMU_PERIC0_NOC, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_NOC, MUX_CLKCMU_PERIC1_NOC, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_DSU_SWITCH, MUX_CLKCMU_CPUCL0_DSU_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL0_NOC, MUX_CLKCMU_NOCL0_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_RGBP_RGBP, MUX_CLKCMU_RGBP_RGBP, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MCSC_NOC, MUX_CLKCMU_MCSC_NOC, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_JPEG, MUX_CLKCMU_G2D_JPEG, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_PCIE, MUX_CLKCMU_HSI2_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_DBG_NOC, MUX_CLKCMU_CPUCL0_DBG, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK0, MUX_CLKCMU_CIS_CLK0, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK1, MUX_CLKCMU_CIS_CLK1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK3, MUX_CLKCMU_CIS_CLK3, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK2, MUX_CLKCMU_CIS_CLK2, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BW_NOC, MUX_CLKCMU_BW_NOC, CLK_CON_GAT_GATE_CLKCMU_BW_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BW_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_UFS_EMBD, MUX_CLKCMU_HSI2_UFS_EMBD, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_DPGTC, MUX_CLKCMU_HSI0_DPGTC, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MIF_NOCP, MUX_CLKCMU_MIF_NOCP, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_IP, MUX_CLKCMU_PERIC0_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_IP, MUX_CLKCMU_PERIC1_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_NOC, MUX_CLKCMU_TPU_NOC, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USBDPDBG, MUX_CLKCMU_HSI0_USBDPDBG, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL1_SWITCH, MUX_CLKCMU_CPUCL1_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_PCIE, MUX_CLKCMU_HSI1_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_NOC, MUX_CLKCMU_HSI0_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GSE_NOC, MUX_CLKCMU_GSE_NOC, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK4, MUX_CLKCMU_CIS_CLK4, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TNR_MERGE, MUX_CLKCMU_TNR_MERGE, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL2AA_NOC, MUX_CLKCMU_NOCL2AA_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL1A_NOC, MUX_CLKCMU_NOCL1A_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL1B_NOC, MUX_CLKCMU_NOCL1B_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK5, MUX_CLKCMU_CIS_CLK5, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK6, MUX_CLKCMU_CIS_CLK6, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK7, MUX_CLKCMU_CIS_CLK7, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL0_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL1_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL1B_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL2AA_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL1A_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL0_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNS_NOC, MUX_CLKCMU_YUVP_NOC, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_GDC0, MUX_CLKCMU_GDC_GDC0, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_GDC1, MUX_CLKCMU_GDC_GDC1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_TPU, MUX_CLKCMU_TPU_TPU, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CMU_BOOST, MUX_CLKCMU_CMU_BOOST, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_MMCCARD, MUX_CLKCMU_HSI2_MMC_CARD, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_GLB, MUX_CLKCMU_G3D_GLB, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL2_SWITCH, MUX_CLKCMU_CPUCL2_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL2_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_LME, MUX_CLKCMU_GDC_LME, CLK_CON_GAT_GATE_CLKCMU_GDC_LME_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_LME_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MISC_SC, MUX_CLKCMU_MISC_SC, CLK_CON_GAT_GATE_CLKCMU_MISC_SC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MISC_SC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUB_NOC, MUX_CLKCMU_DPUB_NOC, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_EH_NOC, MUX_CLKCMU_EH_NOC, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TOP_CMUREF, MUX_CLKCMU_TOP_CMUREF, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_TPUCTL, MUX_CLKCMU_TPU_TPUCTL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_NOCD, MUX_CLKCMU_G3D_NOCD, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_AUR, MUX_CLKCMU_AUR_AUR, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_NOC, MUX_CLKCMU_AUR_NOC, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_AURCTL, MUX_CLKCMU_AUR_AURCTL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUF1_NOC, MUX_CLKCMU_DPUF1_NOC, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUB_DSIM, MUX_CLKCMU_DPUB_DSIM, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_RGBP_MCFP, MUX_CLKCMU_RGBP_MCFP, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL2AB_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL2AB_NOC, MUX_CLKCMU_NOCL2AB_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_CPU_SWITCH, MUX_CLKCMU_CPUCL0_CPU_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_BCI_SWITCH, MUX_CLKCMU_CPUCL0_BCI_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_PERI, MUX_CLKCMU_HSI0_PERI, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TNR_ALIGN, MUX_CLKCMU_TNR_ALIGN, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_TRACE, MUX_CLKCMU_G3D_TRACE, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_DPOSC, MUX_CLKCMU_HSI0_DPOSC, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL0, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DSU, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_GICCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_GICCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_GICCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK, DIV_CLK_CPUCL0_ADD_CH_CLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK, MUX_CLK_CPUCL0_CPU, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL0, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_SCLK, DIV_CLK_CPUCL0_DSU, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_GICCLK, DIV_CLK_CLUSTER0_GICCLK, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_ATCLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_PCLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_COMPLEX0CLK, DIV_CLK_CPUCL0_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_COMPLEX1CLK, DIV_CLK_CPUCL0_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER0_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_DBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_DBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK_DBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PPUCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK_NON_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK, CLK_CPUCL0_BCI_SHORTSTOP_SYNC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK_MAIN, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK, MUX_CLK_CPUCL1_CPU, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER1_CORE4CLK, DIV_CLK_CPUCL1_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER1_CORE5CLK, DIV_CLK_CPUCL1_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER1_CORE6CLK, DIV_CLK_CPUCL1_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER1_CORE7CLK, DIV_CLK_CPUCL1_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK, MUX_CLK_CPUCL2_CPU, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL2, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CLUSTER2_CORE8CLK, DIV_CLK_CPUCL2_CPU, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_CG_VAL, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_MANUAL, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUB_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPUB, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUB_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DPUB_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUB_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUB_NOCP, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0, MUX_CLKCMU_DPUB_DSIM_USER, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1, MUX_CLKCMU_DPUB_DSIM_USER, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPUB, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_DPUB, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0, OSCCLK_DPUB, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1, OSCCLK_DPUB, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_MANUAL, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPUF0, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK, DIV_CLK_DPUF0_NOCP, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC, MUX_CLKCMU_DPUF0_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_DPUF0, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK, DIV_CLK_DPUF1_NOCP, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC, MUX_CLKCMU_DPUF1_NOC_USER, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_DPUF1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_EH, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_EH_NOC_USER, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK, OSCCLK_EH, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK, OSCCLK_EH, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_JPEG_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_G2D, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, MUX_CLK_G3DCORE_STACKS_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, CLK_G3D_ADD_CH_CLK, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK, MUX_CLK_G3D_STACKS, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE, MUX_CLK_G3DCORE_TRACE_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK, MUX_CLK_G3DCORE_TRACE_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_TRACE_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_G3D, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK, MUX_CLK_G3DCORE_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK, MUX_CLK_G3DCORE_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_GDC, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK, MUX_CLKCMU_GDC_LME_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_SPI_FPS, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_SPI_GSC, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_UART, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK, CMU_GSACORE_REFCLK, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK, DIV_CLK_GSACORE_SC, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_SC, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK, DIV_CLK_GSACORE_SC, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK, DIV_CLK_GSACORE_SC, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK, DIV_CLK_GSACORE_SPI_FPS, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK, DIV_CLK_GSACORE_SPI_GSC, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK, DIV_CLK_GSACORE_UART, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSA_FUNC, MUX_CLKCMU_GSA_FUNC, CLK_CON_GAT_GATE_CLK_GSA_FUNC_CG_VAL, CLK_CON_GAT_GATE_CLK_GSA_FUNC_MANUAL, CLK_CON_GAT_GATE_CLK_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSACTRL2CORE, MUX_CLK_GSACTRL_NOC, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_CG_VAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_MANUAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK, OSCCLK_GSACTRL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSACTRL2CORE_SC, MUX_CLK_GSACTRL_SC, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_CG_VAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_MANUAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSACTRL2CORE_PERI, GATE_CLK_GSA_FUNC, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_CG_VAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_MANUAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK, DIV_CLK_GSE_NOCP, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_GSE, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK, MUX_CLKCMU_GSE_NOC_USER, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40, MUX_CLK_HSI0_USB32DRD, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, MUX_CLKCMU_HSI0_DPGTC_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_HSI0_ALT, I_CLK_HSI0_ALT, CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL, CLK_CON_GAT_CLK_HSI0_ALT_MANUAL, CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_USI0, MUX_CLK_HSI0_USI0, CLK_CON_GAT_GATE_CLK_HSI0_USI0_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_USI0_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_USI1, MUX_CLK_HSI0_USI1, CLK_CON_GAT_GATE_CLK_HSI0_USI1_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_USI1_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_USI2, MUX_CLK_HSI0_USI2, CLK_CON_GAT_GATE_CLK_HSI0_USI2_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_USI2_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_I3C, MUX_CLK_HSI0_I3C, CLK_CON_GAT_GATE_CLK_HSI0_I3C_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_I3C_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK, DIV_CLK_HSI0_USI0, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK, DIV_CLK_HSI0_USI1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK, DIV_CLK_HSI0_USI2, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK, DIV_CLK_HSI0_USI0, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK, DIV_CLK_HSI0_USI1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK, DIV_CLK_HSI0_USI2, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK, DIV_CLK_HSI0_I3C, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_USI3, MUX_CLK_HSI0_USI3, CLK_CON_GAT_GATE_CLK_HSI0_USI3_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_USI3_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK, DIV_CLK_HSI0_USI3, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK, DIV_CLK_HSI0_USI3, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK, DIV_CLK_HSI0_EUSB, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM, DIV_CLK_HSI0_EUSB, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK, DIV_CLK_HSI0_EUSB, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_HSI0, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26, MUX_CLK_HSI0_USB20_REF, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI0_USI4, MUX_CLK_HSI0_USI4, CLK_CON_GAT_GATE_CLK_HSI0_USI4_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI0_USI4_MANUAL, CLK_CON_GAT_GATE_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK, DIV_CLK_HSI0_USI4, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK, DIV_CLK_HSI0_USI4, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK, DIV_CLK_HSI0_I3C, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK, DIV_CLK_HSI0_I3C, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV, MUX_CLK_HSI0_RTCCLK, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK, MUX_CLK_HSI0_USB32DRD, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK, MUX_CLKCMU_HSI0_DPOSC_USER, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26, MUX_CLK_HSI0_USB20_REF, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN, MUX_CLKCMU_HSI1_PCIE_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_HSI1_ALT, I_CLK_HSI1_ALT, CLK_CON_GAT_GATE_CLK_HSI1_ALT_CG_VAL, CLK_CON_GAT_GATE_CLK_HSI1_ALT_MANUAL, CLK_CON_GAT_GATE_CLK_HSI1_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK, MUX_CLK_HSI1_NOC, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_HSI1, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI2, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, MUX_CLKCMU_HSI2_UFS_EMBD_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN, MUX_CLKCMU_HSI2_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN, MUX_CLKCMU_HSI2_MMC_CARD_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN, MUX_CLKCMU_HSI2_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI2, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_HSI2, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK, OSCCLK_HSI2, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK, OSCCLK_ISPFE, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF, OSCCLK_ISPFE, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, DIV_CLK_ISPFE_DCPHY, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK, DIV_CLK_ISPFE_DCPHY, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK, DIV_CLK_ISPFE_DCPHY, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK, OSCCLK_ISPFE, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK, MUX_CLKCMU_ISPFE_NOC_USER, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK, DIV_CLK_ISPFE_NOCP, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_ISPFE, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_MCSC, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_NOC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_MFC, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, OSCCLK_MIF, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, DIV_CLK_MIF_NOCD, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, DIV_CLK_MIF_NOCD, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, DIV_CLK_MIF_NOCD, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_MIF, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK, MUX_CLKCMU_MISC_SC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK, DIV_CLK_SLC_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK, DIV_CLK_SLC1_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK, DIV_CLK_SLC2_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK, DIV_CLK_SLC3_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK, DIV_CLK_SLC1_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK, DIV_CLK_SLC2_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK, DIV_CLK_SLC3_DCLK, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK, DIV_CLK_SLC_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1A, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1B, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1B, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1B, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL1B, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL2AA_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL2AA_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AA_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AA_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL2AA, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL2AB_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL2AB_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2AB_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_FRC_NOCL2AB, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC0, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI3_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI4_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI5_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI1_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI0_UART, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI2_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI6_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI1_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI2_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI3_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI4_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI5_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI6_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI0_UART, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, DIV_CLK_PERIC1_I3C, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI0_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI9_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI13_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI0_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI9_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI13_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK, DIV_CLK_PERIC1_I3C, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI15_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI15_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK, DIV_CLK_RGBP_NOCP, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_RGBP, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_RGBP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK, MUX_CLKCMU_RGBP_MCFP_USER, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, I_SCLK_S2D, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, I_SCLK_S2D, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK, I_SCLK_S2D, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_MERGE_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_ALIGN_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_TNR, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK, DIV_CLK_TPU_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK, OSCCLK_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK, MUX_CLK_TPU_TPU, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK, MUX_CLK_TPU_NOC_LPM, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK, CLK_TPU_ADD_CH_CLK, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK, OSCCLK_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, DIV_CLK_YUVP_NOCP, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK, MUX_CLKCMU_YUVP_NOC_USER, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, OSCCLK_YUVP, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_gate_size = ARRAY_SIZE(cmucal_gate_list);

struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
	FIXEDRATE(PLL_SHARED0_D2, 1067000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED0_D3, 711000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED0_D4, 534000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED1_D2, 933000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED1_D3, 622000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED1_D4, 467000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED2_D2, 400000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_SHARED3_D2, 333000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_AOC_NOC, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_AOC_TRACE, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_APM, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV2_APM, 400000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV16_APM, 50000000, EMPTY_CAL_ID),
	FIXEDRATE(PAD_CLK_APM, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV4_APM, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV8_APM, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_AUR, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BW, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CMU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUB, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUF0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUF1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_EH, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GDC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CMU_GSACORE_REFCLK, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSACORE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSA, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PAD_CLK_GSA, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV2, 393000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSACTRL, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV16, 50000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV4, 197000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(RTCCLK_HSI0, 33000000, EMPTY_CAL_ID),
	FIXEDRATE(USB20PHY_PHY_CLOCK, 120000000, EMPTY_CAL_ID),
	FIXEDRATE(TCXO_HSI1_HSI0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_HSI0_ALT, 213000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_HSI1_ALT, 400000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_ISPFE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MCSC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MFC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FRC_MIF, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MISC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FRC_NOCL0, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL1A, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL1B, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FRC_NOCL1B, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL2AA, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FRC_NOCL2AA, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL2AB, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FRC_NOCL2AB, 200000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_RGBP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_S2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_SCLK_S2D, 13000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TNR, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TPU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_YUVP, 26000000, EMPTY_CAL_ID),
};
unsigned int cmucal_fixed_rate_size = ARRAY_SIZE(cmucal_fixed_rate_list);

struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
	FIXEDFACTOR(CLKCMU_OTP, OSCCLK_CMU, 7, CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_HSI0_USBDPDBG, GATE_CLKCMU_HSI0_USBDPDBG, 3, CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(DIV_CLK_MIF_NOCD, CLKMUX_MIF_DDRPHY2X, 3, CLK_CON_DIV_DIV_CLK_MIF_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_NOCD_S2D, CLKCMU_MIF_DDRPHY2X_S2D, 3, CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING),
};
unsigned int cmucal_fixed_factor_size = ARRAY_SIZE(cmucal_fixed_factor_list);
