{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714153698703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714153698707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 19:48:18 2024 " "Processing started: Fri Apr 26 19:48:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714153698707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153698707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier_N_bits_with_reg_decoders -c multiplier_N_bits_with_reg_decoders " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier_N_bits_with_reg_decoders -c multiplier_N_bits_with_reg_decoders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153698707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714153699090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714153699090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/full_adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Zadanie 1/full_adder/full_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/full_adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/ripple_carry_adder/ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 1/ripple_carry_adder/ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "../../Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_10 " "Found entity 1: decoder_hex_10" {  } { { "../../../LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/register_n_bits_ena_aclr/register_n_bits_ena_aclr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/register_n_bits_ena_aclr/register_n_bits_ena_aclr.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_N_bits_ena_aclr " "Found entity 1: register_N_bits_ena_aclr" {  } { { "../register_N_bits_ena_aclr/register_N_bits_ena_aclr.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/register_N_bits_ena_aclr/register_N_bits_ena_aclr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/multiplier_n_bits_with_reg/multiplier_n_bits_with_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/multiplier_n_bits_with_reg/multiplier_n_bits_with_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_N_bits_with_reg " "Found entity 1: multiplier_N_bits_with_reg" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/multiplier_n_bits/multiplier_n_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/multiplier_n_bits/multiplier_n_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_N_bits " "Found entity 1: multiplier_N_bits" {  } { { "../multiplier_N_bits/multiplier_N_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits/multiplier_N_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 8/zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_16_bits " "Found entity 1: bcd_converter_16_bits" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_n_bits_with_reg_decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_n_bits_with_reg_decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_N_bits_with_reg_decoders " "Found entity 1: multiplier_N_bits_with_reg_decoders" {  } { { "multiplier_N_bits_with_reg_decoders.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/multiplier_N_bits_with_reg_decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153705524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153705524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_N_bits_with_reg_decoders " "Elaborating entity \"multiplier_N_bits_with_reg_decoders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714153705543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_N_bits_with_reg multiplier_N_bits_with_reg:multiplier " "Elaborating entity \"multiplier_N_bits_with_reg\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\"" {  } { { "multiplier_N_bits_with_reg_decoders.v" "multiplier" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/multiplier_N_bits_with_reg_decoders.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705550 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data multiplier_N_bits_with_reg.v(12) " "Verilog HDL Always Construct warning at multiplier_N_bits_with_reg.v(12): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714153705550 "|multiplier_N_bits_with_reg_decoders|multiplier_N_bits_with_reg:multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data multiplier_N_bits_with_reg.v(13) " "Verilog HDL Always Construct warning at multiplier_N_bits_with_reg.v(13): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714153705550 "|multiplier_N_bits_with_reg_decoders|multiplier_N_bits_with_reg:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N_bits_ena_aclr multiplier_N_bits_with_reg:multiplier\|register_N_bits_ena_aclr:reg_A " "Elaborating entity \"register_N_bits_ena_aclr\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\|register_N_bits_ena_aclr:reg_A\"" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "reg_A" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_N_bits multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier " "Elaborating entity \"multiplier_N_bits\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier\"" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "multiplier" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier\|ripple_carry_adder:adder_0 " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier\|ripple_carry_adder:adder_0\"" {  } { { "../multiplier_N_bits/multiplier_N_bits.v" "adder_0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits/multiplier_N_bits.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier\|ripple_carry_adder:adder_0\|full_adder:add\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\|multiplier_N_bits:multiplier\|ripple_carry_adder:adder_0\|full_adder:add\[0\].FA\"" {  } { { "../../Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" "add\[0\].FA" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 1/ripple_carry_adder/ripple_carry_adder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N_bits_ena_aclr multiplier_N_bits_with_reg:multiplier\|register_N_bits_ena_aclr:reg_P " "Elaborating entity \"register_N_bits_ena_aclr\" for hierarchy \"multiplier_N_bits_with_reg:multiplier\|register_N_bits_ena_aclr:reg_P\"" {  } { { "../multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" "reg_P" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg/multiplier_N_bits_with_reg.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_16_bits bcd_converter_16_bits:bcd_converter " "Elaborating entity \"bcd_converter_16_bits\" for hierarchy \"bcd_converter_16_bits:bcd_converter\"" {  } { { "multiplier_N_bits_with_reg_decoders.v" "bcd_converter" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/multiplier_N_bits_with_reg_decoders.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_16_bits.v(8) " "Verilog HDL assignment warning at bcd_converter_16_bits.v(8): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714153705634 "|multiplier_N_bits_with_reg_decoders|bcd_converter_16_bits:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_16_bits.v(12) " "Verilog HDL assignment warning at bcd_converter_16_bits.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714153705634 "|multiplier_N_bits_with_reg_decoders|bcd_converter_16_bits:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_16_bits.v(16) " "Verilog HDL assignment warning at bcd_converter_16_bits.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714153705634 "|multiplier_N_bits_with_reg_decoders|bcd_converter_16_bits:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_16_bits.v(20) " "Verilog HDL assignment warning at bcd_converter_16_bits.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714153705634 "|multiplier_N_bits_with_reg_decoders|bcd_converter_16_bits:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter_16_bits.v(24) " "Verilog HDL assignment warning at bcd_converter_16_bits.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714153705634 "|multiplier_N_bits_with_reg_decoders|bcd_converter_16_bits:bcd_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_10 decoder_hex_10:dec0 " "Elaborating entity \"decoder_hex_10\" for hierarchy \"decoder_hex_10:dec0\"" {  } { { "multiplier_N_bits_with_reg_decoders.v" "dec0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/multiplier_N_bits_with_reg_decoders.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153705639 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Mod3\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Mod3" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Mod2\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Mod2" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Div3\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Div3" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Mod1\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Mod1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Div2\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Div2" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Mod0\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Mod0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd_converter_16_bits:bcd_converter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd_converter_16_bits:bcd_converter\|Div1\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "Div1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714153706012 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714153706012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod3\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod3 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706088 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_n3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod2\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod2 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706207 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div3\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div3 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706310 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod1\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706423 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div2\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div2 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706538 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod0\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706677 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_s2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div1\"" {  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153706814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd_converter_16_bits:bcd_converter\|lpm_divide:Div1 " "Instantiated megafunction \"bcd_converter_16_bits:bcd_converter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714153706815 ""}  } { { "../bcd_converter_16_bits/bcd_converter_16_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/bcd_converter_16_bits/bcd_converter_16_bits.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714153706815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714153706882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153706882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714153707386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714153707857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714153707857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1083 " "Implemented 1083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714153707914 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714153707914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1035 " "Implemented 1035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714153707914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714153707914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714153707925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 19:48:27 2024 " "Processing ended: Fri Apr 26 19:48:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714153707925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714153707925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714153707925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714153707925 ""}
