Protel Design System Design Rule Check
PCB File : C:\Users\Acer\Desktop\Ð? án t?t nghi?p\STM_32_sche\cuong.PcbDoc
Date     : 8/19/2025
Time     : 9:55:08 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=12mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.661mil < 10mil) Between Pad C1-1(1524.866mil,1907.228mil) on Top Layer And Via (1560mil,1950mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.577mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Via (426.526mil,1597.045mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.577mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.622mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Via (435mil,900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.517mil < 10mil) Between Pad L3-2(1235mil,868.858mil) on Top Layer And Via (1185mil,900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.517mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.269mil < 10mil) Between Pad RESET-1(1677.796mil,2090mil) on Top Layer And Via (1635mil,2100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-10(1219.567mil,1708.899mil) on Top Layer And Pad U1-11(1219.567mil,1728.582mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-10(1219.567mil,1708.899mil) on Top Layer And Pad U1-9(1219.567mil,1689.213mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-13(1163.267mil,1804.566mil) on Top Layer And Pad U1-14(1143.583mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.316mil < 10mil) Between Pad U1-13(1163.267mil,1804.566mil) on Top Layer And Via (1185mil,1800mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.316mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-14(1143.583mil,1804.566mil) on Top Layer And Pad U1-15(1123.897mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-15(1123.897mil,1804.566mil) on Top Layer And Pad U1-16(1104.213mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-17(1084.527mil,1804.566mil) on Top Layer And Pad U1-18(1064.843mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-18(1064.843mil,1804.566mil) on Top Layer And Pad U1-19(1045.157mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-19(1045.157mil,1804.566mil) on Top Layer And Pad U1-20(1025.473mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-2(1219.567mil,1551.416mil) on Top Layer And Pad U1-3(1219.567mil,1571.102mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-20(1025.473mil,1804.566mil) on Top Layer And Pad U1-21(1005.787mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.725mil < 10mil) Between Pad U1-20(1025.473mil,1804.566mil) on Top Layer And Via (1025mil,1862mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-22(986.103mil,1804.566mil) on Top Layer And Pad U1-23(966.417mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-23(966.417mil,1804.566mil) on Top Layer And Pad U1-24(946.733mil,1804.566mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-25(890.433mil,1748.268mil) on Top Layer And Pad U1-26(890.433mil,1728.582mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-27(890.433mil,1708.898mil) on Top Layer And Pad U1-28(890.433mil,1689.212mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-28(890.433mil,1689.212mil) on Top Layer And Pad U1-29(890.433mil,1669.528mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-29(890.433mil,1669.528mil) on Top Layer And Pad U1-30(890.433mil,1649.842mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-3(1219.567mil,1571.102mil) on Top Layer And Pad U1-4(1219.567mil,1590.788mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-30(890.433mil,1649.842mil) on Top Layer And Pad U1-31(890.433mil,1630.158mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-32(890.433mil,1610.472mil) on Top Layer And Pad U1-33(890.433mil,1590.788mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-33(890.433mil,1590.788mil) on Top Layer And Pad U1-34(890.433mil,1571.102mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-34(890.433mil,1571.102mil) on Top Layer And Pad U1-35(890.433mil,1551.416mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.434mil < 10mil) Between Pad U1-34(890.433mil,1571.102mil) on Top Layer And Via (942.728mil,1558.683mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.434mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-35(890.433mil,1551.416mil) on Top Layer And Pad U1-36(890.433mil,1531.732mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.001mil < 10mil) Between Pad U1-35(890.433mil,1551.416mil) on Top Layer And Via (942.728mil,1558.683mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-37(946.733mil,1475.432mil) on Top Layer And Pad U1-38(966.417mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-38(966.417mil,1475.432mil) on Top Layer And Pad U1-39(986.103mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-39(986.103mil,1475.432mil) on Top Layer And Pad U1-40(1005.787mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U1-4(1219.567mil,1590.788mil) on Top Layer And Pad U1-5(1219.567mil,1610.473mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-40(1005.787mil,1475.432mil) on Top Layer And Pad U1-41(1025.473mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-42(1045.157mil,1475.432mil) on Top Layer And Pad U1-43(1064.843mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-43(1064.843mil,1475.432mil) on Top Layer And Pad U1-44(1084.527mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-44(1084.527mil,1475.432mil) on Top Layer And Pad U1-45(1104.213mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-45(1104.213mil,1475.432mil) on Top Layer And Pad U1-46(1123.897mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-47(1143.583mil,1475.432mil) on Top Layer And Pad U1-48(1163.267mil,1475.432mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.316mil < 10mil) Between Pad U1-48(1163.267mil,1475.432mil) on Top Layer And Via (1185mil,1500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.316mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-5(1219.567mil,1610.473mil) on Top Layer And Pad U1-6(1219.567mil,1630.158mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U1-7(1219.567mil,1649.842mil) on Top Layer And Pad U1-8(1219.567mil,1669.528mil) on Top Layer [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.66mil < 10mil) Between Pad U1-8(1219.567mil,1669.528mil) on Top Layer And Pad U1-9(1219.567mil,1689.213mil) on Top Layer [Top Solder] Mask Sliver [0.66mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.269mil < 10mil) Between Pad U3-3(767.48mil,1321.93mil) on Top Layer And Via (810mil,1350mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.654mil < 10mil) Between Pad U3-4(767.48mil,1371.93mil) on Top Layer And Via (810mil,1350mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.431mil < 10mil) Between Pad U3-8(767.48mil,1571.93mil) on Top Layer And Via (815.667mil,1571.93mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.431mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.02mil < 10mil) Between Pad U4-10(677.066mil,718.74mil) on Top Layer And Via (660mil,750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.02mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-10(561.418mil,1567.008mil) on Bottom Layer And Pad U6-11(561.418mil,1535.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-10(561.418mil,1567.008mil) on Bottom Layer And Pad U6-9(561.418mil,1598.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-2(475mil,1504.016mil) on Bottom Layer And Pad U6-3(475mil,1535.512mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-3(475mil,1535.512mil) on Bottom Layer And Pad U6-4(475mil,1567.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U6-4(475mil,1567.008mil) on Bottom Layer And Pad U6-5(475mil,1598.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-5(475mil,1598.504mil) on Bottom Layer And Pad U6-6(475mil,1630mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.935mil < 10mil) Between Pad U6-5(475mil,1598.504mil) on Bottom Layer And Via (426.526mil,1597.045mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.935mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U6-7(518.21mil,1633.838mil) on Bottom Layer And Pad U6-8(561.418mil,1630mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U6-8(561.418mil,1630mil) on Bottom Layer And Pad U6-9(561.418mil,1598.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.189mil < 10mil) Between Pad Y-1(1645mil,1310mil) on Top Layer And Via (1645mil,1275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Y1-1(1505mil,1535mil) on Top Layer And Via (1505mil,1595mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad Y1-2(1505mil,1705mil) on Top Layer And Via (1505mil,1645mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.126mil < 10mil) Between Pad Y1-2(1505mil,1705mil) on Top Layer And Via (1560mil,1650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.126mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.189mil < 10mil) Between Pad Y-4(1769.016mil,1310mil) on Top Layer And Via (1770mil,1275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.189mil]
Rule Violations :63

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Arc (460.003mil,746.89mil) on Top Overlay And Pad U4-1(460mil,718.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-1(1070mil,2175mil) on Top Layer And Track (1060mil,2185mil)(1060mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-1(1070mil,2175mil) on Top Layer And Track (1080mil,2185mil)(1080mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-2(905mil,2075mil) on Multi-Layer And Track (885mil,2075mil)(885mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-2(905mil,2075mil) on Multi-Layer And Track (885mil,2075mil)(925mil,2075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-2(905mil,2075mil) on Multi-Layer And Track (925mil,2075mil)(925mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-4(1235mil,2210mil) on Multi-Layer And Track (1215mil,2075mil)(1215mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-4(1235mil,2210mil) on Multi-Layer And Track (1255mil,2075mil)(1255mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.848mil < 10mil) Between Pad AN1-4(1235mil,2210mil) on Multi-Layer And Track (925mil,2260mil)(1215mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-5(905mil,2210mil) on Multi-Layer And Track (885mil,2075mil)(885mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-5(905mil,2210mil) on Multi-Layer And Track (885mil,2240mil)(885mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.848mil < 10mil) Between Pad AN1-5(905mil,2210mil) on Multi-Layer And Track (885mil,2260mil)(885mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-5(905mil,2210mil) on Multi-Layer And Track (925mil,2075mil)(925mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.848mil < 10mil) Between Pad AN1-5(905mil,2210mil) on Multi-Layer And Track (925mil,2260mil)(1215mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(463.897mil,1913.415mil) on Bottom Layer And Track (428.763mil,1945.187mil)(428.763mil,1890.627mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(463.897mil,1913.415mil) on Bottom Layer And Track (428.763mil,1945.187mil)(498.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(463.897mil,1913.415mil) on Bottom Layer And Track (436.897mil,1867.021mil)(436.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(463.897mil,1913.415mil) on Bottom Layer And Track (490.897mil,1867.021mil)(490.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(463.897mil,1913.415mil) on Bottom Layer And Track (498.763mil,1890.627mil)(498.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C10-2(463.897mil,1838.611mil) on Bottom Layer And Track (428.763mil,1807.187mil)(498.765mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(463.897mil,1838.611mil) on Bottom Layer And Track (428.763mil,1860.115mil)(428.763mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C10-2(463.897mil,1838.611mil) on Bottom Layer And Track (436.897mil,1867.021mil)(436.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C10-2(463.897mil,1838.611mil) on Bottom Layer And Track (490.897mil,1867.021mil)(490.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(463.897mil,1838.611mil) on Bottom Layer And Track (498.763mil,1860.114mil)(498.765mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-1(558.897mil,1913.415mil) on Bottom Layer And Track (523.763mil,1945.187mil)(523.764mil,1890.627mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C11-1(558.897mil,1913.415mil) on Bottom Layer And Track (523.763mil,1945.187mil)(593.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(558.897mil,1913.415mil) on Bottom Layer And Track (531.897mil,1867.021mil)(531.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(558.897mil,1913.415mil) on Bottom Layer And Track (585.897mil,1867.021mil)(585.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-1(558.897mil,1913.415mil) on Bottom Layer And Track (593.763mil,1945.187mil)(593.763mil,1890.627mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(1524.866mil,1832.426mil) on Top Layer And Track (1490mil,1801mil)(1490mil,1853.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C1-2(1524.866mil,1832.426mil) on Top Layer And Track (1490mil,1801mil)(1560mil,1801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C1-2(1524.866mil,1832.426mil) on Top Layer And Track (1497.866mil,1860.834mil)(1497.866mil,1878.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C1-2(1524.866mil,1832.426mil) on Top Layer And Track (1551.866mil,1860.834mil)(1551.866mil,1878.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(1524.866mil,1832.426mil) on Top Layer And Track (1560mil,1853.93mil)(1560mil,1801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.211mil < 10mil) Between Pad C12-1(1465.196mil,1540mil) on Bottom Layer And Track (1433.426mil,1504.866mil)(1433.426mil,1574.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.211mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-1(1465.196mil,1540mil) on Bottom Layer And Track (1433.426mil,1504.866mil)(1487.984mil,1504.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-1(1465.196mil,1540mil) on Bottom Layer And Track (1433.426mil,1574.866mil)(1487.984mil,1574.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(1465.196mil,1540mil) on Bottom Layer And Track (1493.59mil,1513mil)(1511.59mil,1513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(1465.196mil,1540mil) on Bottom Layer And Track (1493.59mil,1567mil)(1511.59mil,1567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C12-2(1540mil,1540mil) on Bottom Layer And Track (1493.59mil,1513mil)(1511.59mil,1513mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C12-2(1540mil,1540mil) on Bottom Layer And Track (1493.59mil,1567mil)(1511.59mil,1567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-2(1540mil,1540mil) on Bottom Layer And Track (1518.496mil,1504.866mil)(1571.426mil,1504.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-2(1540mil,1540mil) on Bottom Layer And Track (1518.496mil,1574.866mil)(1571.426mil,1574.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C12-2(1540mil,1540mil) on Bottom Layer And Track (1571.426mil,1504.866mil)(1571.426mil,1574.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-1(1645.134mil,1182.229mil) on Bottom Layer And Track (1610mil,1159.441mil)(1610mil,1214.001mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C13-1(1645.134mil,1182.229mil) on Bottom Layer And Track (1610mil,1214.001mil)(1680mil,1214.001mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(1645.134mil,1182.229mil) on Bottom Layer And Track (1618.134mil,1135.835mil)(1618.134mil,1153.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(1645.134mil,1182.229mil) on Bottom Layer And Track (1672.134mil,1135.835mil)(1672.134mil,1153.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-1(1645.134mil,1182.229mil) on Bottom Layer And Track (1680mil,1159.441mil)(1680mil,1214.001mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-2(1645.134mil,1107.425mil) on Bottom Layer And Track (1610mil,1076.001mil)(1610mil,1128.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C13-2(1645.134mil,1107.425mil) on Bottom Layer And Track (1610mil,1076.001mil)(1680mil,1076.001mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C13-2(1645.134mil,1107.425mil) on Bottom Layer And Track (1618.134mil,1135.835mil)(1618.134mil,1153.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C13-2(1645.134mil,1107.425mil) on Bottom Layer And Track (1672.134mil,1135.835mil)(1672.134mil,1153.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-2(1645.134mil,1107.425mil) on Bottom Layer And Track (1680mil,1076.001mil)(1680mil,1128.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C14-1(1470.196mil,1705mil) on Bottom Layer And Track (1438.424mil,1669.866mil)(1438.424mil,1739.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C14-1(1470.196mil,1705mil) on Bottom Layer And Track (1438.424mil,1669.866mil)(1492.984mil,1669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C14-1(1470.196mil,1705mil) on Bottom Layer And Track (1438.424mil,1739.866mil)(1492.984mil,1739.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C14-1(1470.196mil,1705mil) on Bottom Layer And Track (1498.59mil,1678mil)(1516.59mil,1678mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C14-1(1470.196mil,1705mil) on Bottom Layer And Track (1498.59mil,1732mil)(1516.59mil,1732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C14-2(1545mil,1705mil) on Bottom Layer And Track (1498.59mil,1678mil)(1516.59mil,1678mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C14-2(1545mil,1705mil) on Bottom Layer And Track (1498.59mil,1732mil)(1516.59mil,1732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C14-2(1545mil,1705mil) on Bottom Layer And Track (1523.496mil,1669.866mil)(1576.424mil,1669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C14-2(1545mil,1705mil) on Bottom Layer And Track (1523.496mil,1739.866mil)(1576.424mil,1739.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C14-2(1545mil,1705mil) on Bottom Layer And Track (1576.424mil,1669.866mil)(1576.424mil,1739.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-1(1770.134mil,1182.228mil) on Bottom Layer And Track (1735mil,1159.44mil)(1735mil,1214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C15-1(1770.134mil,1182.228mil) on Bottom Layer And Track (1735mil,1214mil)(1805mil,1214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(1770.134mil,1182.228mil) on Bottom Layer And Track (1743.134mil,1135.834mil)(1743.134mil,1153.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(1770.134mil,1182.228mil) on Bottom Layer And Track (1797.134mil,1135.834mil)(1797.134mil,1153.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-1(1770.134mil,1182.228mil) on Bottom Layer And Track (1805mil,1159.44mil)(1805mil,1214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-2(1770.134mil,1107.426mil) on Bottom Layer And Track (1735mil,1076mil)(1735mil,1128.93mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C15-2(1770.134mil,1107.426mil) on Bottom Layer And Track (1735mil,1076mil)(1805mil,1076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C15-2(1770.134mil,1107.426mil) on Bottom Layer And Track (1743.134mil,1135.834mil)(1743.134mil,1153.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C15-2(1770.134mil,1107.426mil) on Bottom Layer And Track (1797.134mil,1135.834mil)(1797.134mil,1153.834mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-2(1770.134mil,1107.426mil) on Bottom Layer And Track (1805mil,1128.93mil)(1805mil,1076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C16-1(1700mil,440mil) on Top Layer And Track (1668.228mil,405.134mil)(1668.228mil,475.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-1(1700mil,440mil) on Top Layer And Track (1668.228mil,405.134mil)(1722.788mil,405.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-1(1700mil,440mil) on Top Layer And Track (1668.228mil,475.134mil)(1722.788mil,475.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(1700mil,440mil) on Top Layer And Track (1728.394mil,413mil)(1746.394mil,413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(1700mil,440mil) on Top Layer And Track (1728.394mil,467mil)(1746.394mil,467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C16-2(1774.802mil,440mil) on Top Layer And Track (1728.394mil,413mil)(1746.394mil,413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C16-2(1774.802mil,440mil) on Top Layer And Track (1728.394mil,467mil)(1746.394mil,467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-2(1774.802mil,440mil) on Top Layer And Track (1753.298mil,405.134mil)(1806.228mil,405.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-2(1774.802mil,440mil) on Top Layer And Track (1753.298mil,475.134mil)(1806.228mil,475.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C16-2(1774.802mil,440mil) on Top Layer And Track (1806.228mil,405.134mil)(1806.228mil,475.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(1607.228mil,440.134mil) on Top Layer And Track (1560.834mil,413.134mil)(1578.834mil,413.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(1607.228mil,440.134mil) on Top Layer And Track (1560.834mil,467.134mil)(1578.834mil,467.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-1(1607.228mil,440.134mil) on Top Layer And Track (1584.44mil,405mil)(1639mil,405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-1(1607.228mil,440.134mil) on Top Layer And Track (1584.44mil,475mil)(1639mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C17-1(1607.228mil,440.134mil) on Top Layer And Track (1639mil,405mil)(1639mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C17-2(1532.426mil,440.134mil) on Top Layer And Track (1501mil,405mil)(1501mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-2(1532.426mil,440.134mil) on Top Layer And Track (1501mil,405mil)(1553.93mil,405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-2(1532.426mil,440.134mil) on Top Layer And Track (1501mil,475mil)(1553.93mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C17-2(1532.426mil,440.134mil) on Top Layer And Track (1560.834mil,413.134mil)(1578.834mil,413.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C17-2(1532.426mil,440.134mil) on Top Layer And Track (1560.834mil,467.134mil)(1578.834mil,467.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C18-1(1495.134mil,797.772mil) on Top Layer And Track (1460mil,766mil)(1530mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C18-1(1495.134mil,797.772mil) on Top Layer And Track (1460mil,820.56mil)(1460mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C18-1(1495.134mil,797.772mil) on Top Layer And Track (1468.134mil,844.166mil)(1468.134mil,826.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C18-1(1495.134mil,797.772mil) on Top Layer And Track (1522.134mil,826.166mil)(1522.134mil,844.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C18-1(1495.134mil,797.772mil) on Top Layer And Track (1530mil,820.56mil)(1530mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C18-2(1495.134mil,872.574mil) on Top Layer And Track (1460mil,904mil)(1460mil,851.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C18-2(1495.134mil,872.574mil) on Top Layer And Track (1460mil,904mil)(1530mil,904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C18-2(1495.134mil,872.574mil) on Top Layer And Track (1468.134mil,844.166mil)(1468.134mil,826.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C18-2(1495.134mil,872.574mil) on Top Layer And Track (1522.134mil,826.166mil)(1522.134mil,844.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C18-2(1495.134mil,872.574mil) on Top Layer And Track (1530mil,851.07mil)(1530mil,904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-1(1370.134mil,797.772mil) on Top Layer And Track (1335mil,766mil)(1335mil,820.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C19-1(1370.134mil,797.772mil) on Top Layer And Track (1335mil,766mil)(1405mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C19-1(1370.134mil,797.772mil) on Top Layer And Track (1343.134mil,826.166mil)(1343.134mil,844.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C19-1(1370.134mil,797.772mil) on Top Layer And Track (1397.134mil,844.166mil)(1397.134mil,826.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C19-1(1370.134mil,797.772mil) on Top Layer And Track (1405mil,820.56mil)(1405mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-2(1370.134mil,872.574mil) on Top Layer And Track (1335mil,851.07mil)(1335mil,904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C19-2(1370.134mil,872.574mil) on Top Layer And Track (1335mil,904mil)(1405mil,904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C19-2(1370.134mil,872.574mil) on Top Layer And Track (1343.134mil,826.166mil)(1343.134mil,844.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C19-2(1370.134mil,872.574mil) on Top Layer And Track (1397.134mil,844.166mil)(1397.134mil,826.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C19-2(1370.134mil,872.574mil) on Top Layer And Track (1405mil,904mil)(1405mil,851.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(255mil,727.52mil) on Top Layer And Track (194.33mil,739.33mil)(315.67mil,739.33mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(255mil,542.48mil) on Top Layer And Track (150.67mil,530.67mil)(359.33mil,530.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-1(268.897mil,1913.414mil) on Bottom Layer And Track (233.763mil,1890.626mil)(233.763mil,1945.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C2-1(268.897mil,1913.414mil) on Bottom Layer And Track (233.763mil,1945.186mil)(303.763mil,1945.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(268.897mil,1913.414mil) on Bottom Layer And Track (241.897mil,1867.02mil)(241.897mil,1885.02mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(268.897mil,1913.414mil) on Bottom Layer And Track (295.897mil,1885.02mil)(295.897mil,1867.02mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C2-1(268.897mil,1913.414mil) on Bottom Layer And Track (303.763mil,1890.626mil)(303.763mil,1945.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C21-1(245.196mil,735mil) on Bottom Layer And Track (213.424mil,699.866mil)(213.424mil,769.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C21-1(245.196mil,735mil) on Bottom Layer And Track (213.424mil,699.866mil)(267.984mil,699.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C21-1(245.196mil,735mil) on Bottom Layer And Track (213.424mil,769.866mil)(267.984mil,769.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C21-1(245.196mil,735mil) on Bottom Layer And Track (273.59mil,708mil)(291.59mil,708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C21-1(245.196mil,735mil) on Bottom Layer And Track (273.59mil,762mil)(291.59mil,762mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C21-2(320mil,735mil) on Bottom Layer And Track (273.59mil,708mil)(291.59mil,708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C21-2(320mil,735mil) on Bottom Layer And Track (273.59mil,762mil)(291.59mil,762mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C21-2(320mil,735mil) on Bottom Layer And Track (298.496mil,699.866mil)(351.424mil,699.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C21-2(320mil,735mil) on Bottom Layer And Track (298.496mil,769.866mil)(351.424mil,769.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C21-2(320mil,735mil) on Bottom Layer And Track (351.424mil,699.866mil)(351.424mil,769.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-2(268.897mil,1838.612mil) on Bottom Layer And Track (233.763mil,1807.186mil)(233.763mil,1860.116mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C2-2(268.897mil,1838.612mil) on Bottom Layer And Track (233.763mil,1807.186mil)(303.763mil,1807.186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C2-2(268.897mil,1838.612mil) on Bottom Layer And Track (295.897mil,1885.02mil)(295.897mil,1867.02mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1100mil,504.96mil) on Top Layer And Track (1039.33mil,493.15mil)(1160.67mil,493.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(1100mil,690mil) on Top Layer And Track (995.67mil,701.81mil)(1204.33mil,701.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C23-1(245.198mil,635mil) on Bottom Layer And Track (213.426mil,599.866mil)(213.426mil,669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C23-1(245.198mil,635mil) on Bottom Layer And Track (213.426mil,599.866mil)(267.986mil,599.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C23-1(245.198mil,635mil) on Bottom Layer And Track (213.426mil,669.866mil)(267.986mil,669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C23-1(245.198mil,635mil) on Bottom Layer And Track (273.592mil,608mil)(291.592mil,608mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C23-1(245.198mil,635mil) on Bottom Layer And Track (273.592mil,662mil)(291.592mil,662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C23-2(320mil,635mil) on Bottom Layer And Track (273.592mil,608mil)(291.592mil,608mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C23-2(320mil,635mil) on Bottom Layer And Track (273.592mil,662mil)(291.592mil,662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C23-2(320mil,635mil) on Bottom Layer And Track (298.496mil,599.866mil)(351.426mil,599.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C23-2(320mil,635mil) on Bottom Layer And Track (298.496mil,669.866mil)(351.426mil,669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C23-2(320mil,635mil) on Bottom Layer And Track (351.426mil,599.866mil)(351.426mil,669.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Text "R14" (398mil,1534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Track (269.753mil,1538.38mil)(269.753mil,1608.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Track (269.753mil,1538.38mil)(324.312mil,1538.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Track (269.753mil,1608.38mil)(324.312mil,1608.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Track (329.918mil,1546.514mil)(347.919mil,1546.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(301.525mil,1573.514mil) on Bottom Layer And Track (329.919mil,1600.514mil)(347.919mil,1600.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Text "R14" (398mil,1534mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Track (329.918mil,1546.514mil)(347.919mil,1546.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Track (329.919mil,1600.514mil)(347.919mil,1600.514mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Track (354.823mil,1538.38mil)(407.752mil,1538.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Track (354.823mil,1608.38mil)(407.752mil,1608.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.867mil < 10mil) Between Pad C3-2(376.327mil,1573.514mil) on Bottom Layer And Track (407.752mil,1538.38mil)(407.752mil,1608.38mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.636mil < 10mil) Between Pad C8-1(368.897mil,1913.415mil) on Bottom Layer And Track (333.765mil,1890.627mil)(333.765mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.636mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(368.897mil,1913.415mil) on Bottom Layer And Track (333.765mil,1945.187mil)(403.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(368.897mil,1913.415mil) on Bottom Layer And Track (341.897mil,1867.021mil)(341.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(368.897mil,1913.415mil) on Bottom Layer And Track (395.897mil,1885.021mil)(395.897mil,1867.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(368.897mil,1913.415mil) on Bottom Layer And Track (403.763mil,1890.627mil)(403.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(368.897mil,1838.611mil) on Bottom Layer And Track (333.763mil,1807.187mil)(333.763mil,1860.115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C8-2(368.897mil,1838.611mil) on Bottom Layer And Track (333.763mil,1807.187mil)(403.763mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C8-2(368.897mil,1838.611mil) on Bottom Layer And Track (341.897mil,1867.021mil)(341.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C8-2(368.897mil,1838.611mil) on Bottom Layer And Track (395.897mil,1885.021mil)(395.897mil,1867.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(368.897mil,1838.611mil) on Bottom Layer And Track (403.763mil,1860.114mil)(403.763mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(653.897mil,1913.415mil) on Bottom Layer And Track (618.763mil,1890.627mil)(618.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(653.897mil,1913.415mil) on Bottom Layer And Track (618.763mil,1945.187mil)(688.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(653.897mil,1913.415mil) on Bottom Layer And Track (626.897mil,1867.021mil)(626.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(653.897mil,1913.415mil) on Bottom Layer And Track (680.897mil,1867.021mil)(680.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(653.897mil,1913.415mil) on Bottom Layer And Track (688.763mil,1890.627mil)(688.763mil,1945.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.636mil < 10mil) Between Pad C9-2(653.897mil,1838.611mil) on Bottom Layer And Track (618.765mil,1807.187mil)(618.765mil,1860.114mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.636mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.865mil < 10mil) Between Pad C9-2(653.897mil,1838.611mil) on Bottom Layer And Track (618.765mil,1807.187mil)(688.763mil,1807.187mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C9-2(653.897mil,1838.611mil) on Bottom Layer And Track (626.897mil,1867.021mil)(626.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C9-2(653.897mil,1838.611mil) on Bottom Layer And Track (680.897mil,1867.021mil)(680.897mil,1885.021mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(653.897mil,1838.611mil) on Bottom Layer And Track (688.763mil,1807.187mil)(688.763mil,1860.115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(523.74mil,895mil) on Top Layer And Track (456.81mil,895mil)(464.684mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (297.362mil,885mil)(305mil,885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (297.362mil,905mil)(305mil,905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (305mil,830mil)(305mil,885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (305mil,905mil)(305mil,960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (425.314mil,895mil)(429.252mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (429.252mil,875.314mil)(429.252mil,914.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (429.252mil,895mil)(456.81mil,879.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(366.26mil,895mil) on Top Layer And Track (429.252mil,895mil)(456.81mil,914.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.617mil < 10mil) Between Pad L1-1(1425mil,1145mil) on Top Layer And Text "L1" (1354.061mil,1133.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(1425mil,1145mil) on Top Layer And Track (1425mil,1110mil)(1425mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(1425mil,1145mil) on Top Layer And Track (1425mil,1110mil)(1515mil,1110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(1425mil,1145mil) on Top Layer And Track (1425mil,1175mil)(1425mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(1425mil,1145mil) on Top Layer And Track (1425mil,1180mil)(1515mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(1515mil,1145mil) on Top Layer And Track (1425mil,1110mil)(1515mil,1110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(1515mil,1145mil) on Top Layer And Track (1425mil,1180mil)(1515mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(1515mil,1145mil) on Top Layer And Track (1515mil,1110mil)(1515mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(1515mil,1145mil) on Top Layer And Track (1515mil,1175mil)(1515mil,1180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(1425mil,1230mil) on Top Layer And Track (1425mil,1195mil)(1425mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(1425mil,1230mil) on Top Layer And Track (1425mil,1195mil)(1515mil,1195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(1425mil,1230mil) on Top Layer And Track (1425mil,1260mil)(1425mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(1425mil,1230mil) on Top Layer And Track (1425mil,1265mil)(1515mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(1515mil,1230mil) on Top Layer And Track (1425mil,1195mil)(1515mil,1195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(1515mil,1230mil) on Top Layer And Track (1425mil,1265mil)(1515mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(1515mil,1230mil) on Top Layer And Track (1515mil,1195mil)(1515mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(1515mil,1230mil) on Top Layer And Track (1515mil,1260mil)(1515mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L4-1(861.574mil,970mil) on Top Layer And Track (837.952mil,1043.366mil)(837.952mil,1084.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L4-1(861.574mil,970mil) on Top Layer And Track (837.952mil,855.826mil)(837.952mil,896.634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L4-2(1058.426mil,970mil) on Top Layer And Track (1082.048mil,1043.366mil)(1082.048mil,1084.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L4-2(1058.426mil,970mil) on Top Layer And Track (1082.048mil,855.826mil)(1082.048mil,896.634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-1(505mil,410mil) on Top Layer And Track (415mil,375mil)(505mil,375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-1(505mil,410mil) on Top Layer And Track (415mil,445mil)(505mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-1(505mil,410mil) on Top Layer And Track (505mil,375mil)(505mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-1(505mil,410mil) on Top Layer And Track (505mil,440mil)(505mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-2(415mil,410mil) on Top Layer And Track (415mil,375mil)(415mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L5-2(415mil,410mil) on Top Layer And Track (415mil,440mil)(415mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L5-2(415mil,410mil) on Top Layer And Track (415mil,445mil)(505mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(620mil,410mil) on Top Layer And Track (620mil,375mil)(620mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(620mil,410mil) on Top Layer And Track (620mil,375mil)(710mil,375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(620mil,410mil) on Top Layer And Track (620mil,440mil)(620mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(620mil,410mil) on Top Layer And Track (620mil,445mil)(710mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(710mil,410mil) on Top Layer And Track (620mil,375mil)(710mil,375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(710mil,410mil) on Top Layer And Track (620mil,445mil)(710mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(710mil,410mil) on Top Layer And Track (710mil,375mil)(710mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(710mil,410mil) on Top Layer And Track (710mil,440mil)(710mil,445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L7-1(1360mil,658.426mil) on Top Layer And Track (1245.826mil,682.048mil)(1286.634mil,682.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L7-1(1360mil,658.426mil) on Top Layer And Track (1433.366mil,682.048mil)(1474.174mil,682.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L7-2(1360mil,461.574mil) on Top Layer And Track (1245.826mil,437.952mil)(1286.634mil,437.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad L7-2(1360mil,461.574mil) on Top Layer And Track (1433.366mil,437.952mil)(1474.174mil,437.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.321mil < 10mil) Between Pad Q1-3(700mil,904.37mil) on Top Layer And Text "Q1" (646.883mil,933.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(912.606mil,617.772mil) on Bottom Layer And Track (877mil,586.104mil)(877mil,640.56mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.109mil < 10mil) Between Pad R10-1(912.606mil,617.772mil) on Bottom Layer And Track (877mil,586.104mil)(948mil,586.104mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(912.606mil,617.772mil) on Bottom Layer And Track (885.606mil,664.166mil)(885.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(912.606mil,617.772mil) on Bottom Layer And Track (939.606mil,664.166mil)(939.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-1(912.606mil,617.772mil) on Bottom Layer And Track (948mil,640.56mil)(948mil,586.104mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-2(912.606mil,692.576mil) on Bottom Layer And Track (877mil,723.898mil)(877mil,671.072mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R10-2(912.606mil,692.576mil) on Bottom Layer And Track (877mil,723.898mil)(948mil,723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R10-2(912.606mil,692.576mil) on Bottom Layer And Track (885.606mil,664.166mil)(885.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R10-2(912.606mil,692.576mil) on Bottom Layer And Track (939.606mil,664.166mil)(939.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-2(912.606mil,692.576mil) on Bottom Layer And Track (948mil,671.072mil)(948mil,723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(1542.229mil,1412.606mil) on Bottom Layer And Track (1495.835mil,1385.606mil)(1513.835mil,1385.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(1542.229mil,1412.606mil) on Bottom Layer And Track (1495.835mil,1439.606mil)(1513.835mil,1439.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(1542.229mil,1412.606mil) on Bottom Layer And Track (1519.441mil,1377mil)(1573.897mil,1377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-1(1542.229mil,1412.606mil) on Bottom Layer And Track (1519.441mil,1448mil)(1573.897mil,1448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.109mil < 10mil) Between Pad R1-1(1542.229mil,1412.606mil) on Bottom Layer And Track (1573.897mil,1377mil)(1573.897mil,1448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(802.606mil,617.772mil) on Bottom Layer And Track (767mil,586.102mil)(767mil,640.558mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R11-1(802.606mil,617.772mil) on Bottom Layer And Track (767mil,586.102mil)(838mil,586.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(802.606mil,617.772mil) on Bottom Layer And Track (775.606mil,646.166mil)(775.606mil,664.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(802.606mil,617.772mil) on Bottom Layer And Track (829.606mil,664.166mil)(829.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-1(802.606mil,617.772mil) on Bottom Layer And Track (838mil,586.102mil)(838mil,640.558mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-2(802.606mil,692.574mil) on Bottom Layer And Track (767mil,671.07mil)(767mil,723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R11-2(802.606mil,692.574mil) on Bottom Layer And Track (767mil,723.898mil)(838mil,723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R11-2(802.606mil,692.574mil) on Bottom Layer And Track (775.606mil,646.166mil)(775.606mil,664.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R11-2(802.606mil,692.574mil) on Bottom Layer And Track (829.606mil,664.166mil)(829.606mil,646.166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-2(802.606mil,692.574mil) on Bottom Layer And Track (838mil,671.07mil)(838mil,723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-2(1467.425mil,1412.606mil) on Bottom Layer And Track (1436.103mil,1377mil)(1488.929mil,1377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R1-2(1467.425mil,1412.606mil) on Bottom Layer And Track (1436.103mil,1448mil)(1436.103mil,1377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-2(1467.425mil,1412.606mil) on Bottom Layer And Track (1436.103mil,1448mil)(1488.929mil,1448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R1-2(1467.425mil,1412.606mil) on Bottom Layer And Track (1495.835mil,1385.606mil)(1513.835mil,1385.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R1-2(1467.425mil,1412.606mil) on Bottom Layer And Track (1495.835mil,1439.606mil)(1513.835mil,1439.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.109mil < 10mil) Between Pad R12-1(245.196mil,520mil) on Bottom Layer And Track (213.528mil,484.606mil)(213.528mil,555.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-1(245.196mil,520mil) on Bottom Layer And Track (213.528mil,484.606mil)(267.984mil,484.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(245.196mil,520mil) on Bottom Layer And Track (213.528mil,555.606mil)(267.984mil,555.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(245.196mil,520mil) on Bottom Layer And Track (273.59mil,493mil)(291.59mil,493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(245.196mil,520mil) on Bottom Layer And Track (273.59mil,547mil)(291.59mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R12-2(320mil,520mil) on Bottom Layer And Track (273.59mil,493mil)(291.59mil,493mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R12-2(320mil,520mil) on Bottom Layer And Track (273.59mil,547mil)(291.59mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-2(320mil,520mil) on Bottom Layer And Track (298.496mil,484.606mil)(351.322mil,484.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-2(320mil,520mil) on Bottom Layer And Track (298.496mil,555.606mil)(351.322mil,555.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R12-2(320mil,520mil) on Bottom Layer And Track (351.322mil,484.606mil)(351.322mil,555.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R13-1(302.678mil,1681.487mil) on Bottom Layer And Track (271.008mil,1646.093mil)(271.008mil,1717.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-1(302.678mil,1681.487mil) on Bottom Layer And Track (271.008mil,1646.093mil)(325.466mil,1646.094mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(302.678mil,1681.487mil) on Bottom Layer And Track (271.008mil,1717.093mil)(325.466mil,1717.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(302.678mil,1681.487mil) on Bottom Layer And Track (331.072mil,1654.487mil)(349.072mil,1654.487mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(302.678mil,1681.487mil) on Bottom Layer And Track (331.072mil,1708.487mil)(349.072mil,1708.487mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Text "C3" (402mil,1642mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Track (331.072mil,1654.487mil)(349.072mil,1654.487mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Track (331.072mil,1708.487mil)(349.072mil,1708.487mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Track (355.976mil,1646.093mil)(408.804mil,1646.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Track (355.976mil,1717.093mil)(408.804mil,1717.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R13-2(377.48mil,1681.487mil) on Bottom Layer And Track (408.804mil,1646.093mil)(408.804mil,1717.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(372.464mil,1465.016mil) on Bottom Layer And Track (326.07mil,1438.016mil)(344.07mil,1438.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(372.464mil,1465.016mil) on Bottom Layer And Track (326.07mil,1492.016mil)(344.07mil,1492.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(372.464mil,1465.016mil) on Bottom Layer And Track (349.676mil,1429.41mil)(404.134mil,1429.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-1(372.464mil,1465.016mil) on Bottom Layer And Track (349.676mil,1500.41mil)(404.134mil,1500.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R14-1(372.464mil,1465.016mil) on Bottom Layer And Track (404.134mil,1429.41mil)(404.134mil,1500.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R14-2(297.662mil,1465.016mil) on Bottom Layer And Track (266.338mil,1429.41mil)(266.338mil,1500.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-2(297.662mil,1465.016mil) on Bottom Layer And Track (266.338mil,1429.41mil)(319.166mil,1429.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-2(297.662mil,1465.016mil) on Bottom Layer And Track (266.338mil,1500.41mil)(319.166mil,1500.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R14-2(297.662mil,1465.016mil) on Bottom Layer And Track (326.07mil,1438.016mil)(344.07mil,1438.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R14-2(297.662mil,1465.016mil) on Bottom Layer And Track (326.07mil,1492.016mil)(344.07mil,1492.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.109mil < 10mil) Between Pad R15-1(648.064mil,1503.613mil) on Bottom Layer And Track (616.396mil,1468.219mil)(616.396mil,1539.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-1(648.064mil,1503.613mil) on Bottom Layer And Track (616.396mil,1468.219mil)(670.852mil,1468.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(648.064mil,1503.613mil) on Bottom Layer And Track (616.396mil,1539.219mil)(670.852mil,1539.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(648.064mil,1503.613mil) on Bottom Layer And Track (676.458mil,1476.613mil)(694.458mil,1476.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(648.064mil,1503.613mil) on Bottom Layer And Track (676.458mil,1530.613mil)(694.458mil,1530.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R15-2(722.867mil,1503.613mil) on Bottom Layer And Track (676.458mil,1476.613mil)(694.458mil,1476.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R15-2(722.867mil,1503.613mil) on Bottom Layer And Track (676.458mil,1530.613mil)(694.458mil,1530.613mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-2(722.867mil,1503.613mil) on Bottom Layer And Track (701.364mil,1468.219mil)(754.19mil,1468.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-2(722.867mil,1503.613mil) on Bottom Layer And Track (701.364mil,1539.219mil)(754.189mil,1539.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R15-2(722.867mil,1503.613mil) on Bottom Layer And Track (754.189mil,1539.219mil)(754.19mil,1468.219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R16-2(649.496mil,1621.311mil) on Bottom Layer And Track (618.172mil,1585.705mil)(618.172mil,1656.705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-2(649.496mil,1621.311mil) on Bottom Layer And Track (618.172mil,1585.705mil)(671mil,1585.705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R16-2(649.496mil,1621.311mil) on Bottom Layer And Track (618.172mil,1656.705mil)(671mil,1656.705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R16-2(649.496mil,1621.311mil) on Bottom Layer And Track (677.904mil,1594.311mil)(695.904mil,1594.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R16-2(649.496mil,1621.311mil) on Bottom Layer And Track (677.904mil,1648.311mil)(695.904mil,1648.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(1634.606mil,872.228mil) on Top Layer And Track (1599mil,766.102mil)(1599mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(1634.606mil,872.228mil) on Top Layer And Track (1599mil,849.44mil)(1599mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R17-1(1634.606mil,872.228mil) on Top Layer And Track (1599mil,903.898mil)(1670mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-1(1634.606mil,872.228mil) on Top Layer And Track (1670mil,766.102mil)(1670mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-1(1634.606mil,872.228mil) on Top Layer And Track (1670mil,849.44mil)(1670mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-2(1634.606mil,797.426mil) on Top Layer And Track (1599mil,766.102mil)(1599mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R17-2(1634.606mil,797.426mil) on Top Layer And Track (1599mil,766.102mil)(1670mil,766.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-2(1634.606mil,797.426mil) on Top Layer And Track (1670mil,766.102mil)(1670mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R18-1(1675mil,570.198mil) on Top Layer And Track (1639.606mil,538.528mil)(1639.606mil,592.986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R18-1(1675mil,570.198mil) on Top Layer And Track (1639.606mil,538.528mil)(1710.606mil,538.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R18-1(1675mil,570.198mil) on Top Layer And Track (1639.606mil,592.426mil)(1639.606mil,676.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-1(1675mil,570.198mil) on Top Layer And Track (1710.606mil,538.528mil)(1710.606mil,592.986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-1(1675mil,570.198mil) on Top Layer And Track (1710.606mil,592.426mil)(1710.606mil,676.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R18-2(1675mil,645mil) on Top Layer And Track (1639.606mil,592.426mil)(1639.606mil,676.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R18-2(1675mil,645mil) on Top Layer And Track (1639.606mil,676.324mil)(1710.606mil,676.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-2(1675mil,645mil) on Top Layer And Track (1710.606mil,592.426mil)(1710.606mil,676.324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-1(1775mil,645mil) on Top Layer And Track (1739.394mil,538.874mil)(1739.394mil,622.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-1(1775mil,645mil) on Top Layer And Track (1739.394mil,622.212mil)(1739.394mil,676.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R19-1(1775mil,645mil) on Top Layer And Track (1739.394mil,676.67mil)(1810.394mil,676.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R19-1(1775mil,645mil) on Top Layer And Track (1810.394mil,538.874mil)(1810.394mil,622.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R19-1(1775mil,645mil) on Top Layer And Track (1810.394mil,622.212mil)(1810.394mil,676.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-2(1775mil,570.198mil) on Top Layer And Track (1739.394mil,538.874mil)(1739.394mil,622.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R19-2(1775mil,570.198mil) on Top Layer And Track (1739.394mil,538.874mil)(1810.394mil,538.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R19-2(1775mil,570.198mil) on Top Layer And Track (1810.394mil,538.874mil)(1810.394mil,622.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R20-1(1769.606mil,872.228mil) on Top Layer And Track (1734mil,766.102mil)(1734mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R20-1(1769.606mil,872.228mil) on Top Layer And Track (1734mil,849.44mil)(1734mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R20-1(1769.606mil,872.228mil) on Top Layer And Track (1734mil,903.898mil)(1805mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R20-1(1769.606mil,872.228mil) on Top Layer And Track (1805mil,766.102mil)(1805mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R20-1(1769.606mil,872.228mil) on Top Layer And Track (1805mil,849.44mil)(1805mil,903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R20-2(1769.606mil,797.426mil) on Top Layer And Track (1734mil,766.102mil)(1734mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R20-2(1769.606mil,797.426mil) on Top Layer And Track (1734mil,766.102mil)(1805mil,766.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R20-2(1769.606mil,797.426mil) on Top Layer And Track (1805mil,766.102mil)(1805mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R2-1(1467.772mil,1862.394mil) on Bottom Layer And Track (1436.102mil,1827mil)(1436.102mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-1(1467.772mil,1862.394mil) on Bottom Layer And Track (1436.102mil,1827mil)(1490.56mil,1827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(1467.772mil,1862.394mil) on Bottom Layer And Track (1436.102mil,1898mil)(1490.56mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(1467.772mil,1862.394mil) on Bottom Layer And Track (1496.166mil,1835.394mil)(1514.166mil,1835.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(1467.772mil,1862.394mil) on Bottom Layer And Track (1496.166mil,1889.394mil)(1514.166mil,1889.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R21-2(812.425mil,502.606mil) on Bottom Layer And Track (781.103mil,467mil)(781.103mil,538mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R21-2(812.425mil,502.606mil) on Bottom Layer And Track (781.103mil,467mil)(833.929mil,467mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R21-2(812.425mil,502.606mil) on Bottom Layer And Track (781.103mil,538mil)(833.929mil,538mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R21-2(812.425mil,502.606mil) on Bottom Layer And Track (840.835mil,475.606mil)(858.835mil,475.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R21-2(812.425mil,502.606mil) on Bottom Layer And Track (840.835mil,529.606mil)(858.835mil,529.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R2-2(1542.574mil,1862.394mil) on Bottom Layer And Track (1496.166mil,1835.394mil)(1514.166mil,1835.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R2-2(1542.574mil,1862.394mil) on Bottom Layer And Track (1496.166mil,1889.394mil)(1514.166mil,1889.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-2(1542.574mil,1862.394mil) on Bottom Layer And Track (1521.07mil,1827mil)(1573.898mil,1827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-2(1542.574mil,1862.394mil) on Bottom Layer And Track (1521.07mil,1898mil)(1573.898mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R2-2(1542.574mil,1862.394mil) on Bottom Layer And Track (1573.898mil,1827mil)(1573.898mil,1898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(1400mil,1909.804mil) on Top Layer And Track (1364.394mil,1941.472mil)(1364.394mil,1887.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.109mil < 10mil) Between Pad R3-1(1400mil,1909.804mil) on Top Layer And Track (1364.394mil,1941.472mil)(1435.394mil,1941.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(1400mil,1909.804mil) on Top Layer And Track (1373mil,1863.41mil)(1373mil,1881.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(1400mil,1909.804mil) on Top Layer And Track (1427mil,1863.41mil)(1427mil,1881.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-1(1400mil,1909.804mil) on Top Layer And Track (1435.394mil,1887.016mil)(1435.394mil,1941.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R3-2(1400mil,1835mil) on Top Layer And Track (1364.394mil,1803.678mil)(1435.394mil,1803.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-2(1400mil,1835mil) on Top Layer And Track (1364.394mil,1856.504mil)(1364.394mil,1803.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R3-2(1400mil,1835mil) on Top Layer And Track (1373mil,1863.41mil)(1373mil,1881.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R3-2(1400mil,1835mil) on Top Layer And Track (1427mil,1863.41mil)(1427mil,1881.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-2(1400mil,1835mil) on Top Layer And Track (1435.394mil,1803.678mil)(1435.394mil,1856.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.039mil < 10mil) Between Pad R4-1(900mil,750.984mil) on Top Layer And Track (826mil,431mil)(826mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.961mil < 10mil) Between Pad R4-1(900mil,750.984mil) on Top Layer And Track (826mil,818mil)(974mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.039mil < 10mil) Between Pad R4-1(900mil,750.984mil) on Top Layer And Track (974mil,431mil)(974mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.039mil < 10mil) Between Pad R4-2(900mil,499.016mil) on Top Layer And Track (826mil,431mil)(826mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.961mil < 10mil) Between Pad R4-2(900mil,499.016mil) on Top Layer And Track (826mil,431mil)(974mil,431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.039mil < 10mil) Between Pad R4-2(900mil,499.016mil) on Top Layer And Track (974mil,431mil)(974mil,818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(1504.802mil,1055mil) on Top Layer And Track (1458.408mil,1028mil)(1476.408mil,1028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(1504.802mil,1055mil) on Top Layer And Track (1458.408mil,1082mil)(1476.408mil,1082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-1(1504.802mil,1055mil) on Top Layer And Track (1482.014mil,1019.606mil)(1536.472mil,1019.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(1504.802mil,1055mil) on Top Layer And Track (1482.014mil,1090.606mil)(1536.472mil,1090.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R6-1(1504.802mil,1055mil) on Top Layer And Track (1536.472mil,1019.606mil)(1536.472mil,1090.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R6-2(1430mil,1055mil) on Top Layer And Track (1398.676mil,1019.606mil)(1398.676mil,1090.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-2(1430mil,1055mil) on Top Layer And Track (1398.676mil,1019.606mil)(1451.504mil,1019.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-2(1430mil,1055mil) on Top Layer And Track (1398.676mil,1090.606mil)(1451.504mil,1090.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R6-2(1430mil,1055mil) on Top Layer And Track (1458.408mil,1028mil)(1476.408mil,1028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R6-2(1430mil,1055mil) on Top Layer And Track (1458.408mil,1082mil)(1476.408mil,1082mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(1370mil,1654.802mil) on Top Layer And Track (1334.394mil,1632.014mil)(1334.394mil,1686.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R7-1(1370mil,1654.802mil) on Top Layer And Track (1334.394mil,1686.472mil)(1405.394mil,1686.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(1370mil,1654.802mil) on Top Layer And Track (1343mil,1608.408mil)(1343mil,1626.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(1370mil,1654.802mil) on Top Layer And Track (1397mil,1608.408mil)(1397mil,1626.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-1(1370mil,1654.802mil) on Top Layer And Track (1405.394mil,1632.014mil)(1405.394mil,1686.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-2(1370mil,1580mil) on Top Layer And Track (1334.394mil,1548.676mil)(1334.394mil,1601.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.765mil < 10mil) Between Pad R7-2(1370mil,1580mil) on Top Layer And Track (1334.394mil,1548.676mil)(1405.394mil,1548.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.765mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R7-2(1370mil,1580mil) on Top Layer And Track (1343mil,1608.408mil)(1343mil,1626.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Pad R7-2(1370mil,1580mil) on Top Layer And Track (1397mil,1608.408mil)(1397mil,1626.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-2(1370mil,1580mil) on Top Layer And Track (1405.394mil,1548.676mil)(1405.394mil,1601.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(1504.804mil,1320mil) on Top Layer And Track (1458.41mil,1293mil)(1476.41mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(1504.804mil,1320mil) on Top Layer And Track (1458.41mil,1347mil)(1476.41mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-1(1504.804mil,1320mil) on Top Layer And Track (1482.016mil,1284.606mil)(1536.474mil,1284.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(1504.804mil,1320mil) on Top Layer And Track (1482.016mil,1355.606mil)(1536.474mil,1355.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.111mil < 10mil) Between Pad R8-1(1504.804mil,1320mil) on Top Layer And Track (1536.474mil,1284.606mil)(1536.474mil,1355.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.763mil < 10mil) Between Pad R8-2(1430mil,1320mil) on Top Layer And Track (1398.678mil,1284.606mil)(1398.678mil,1355.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-2(1430mil,1320mil) on Top Layer And Track (1398.678mil,1284.606mil)(1451.504mil,1284.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-2(1430mil,1320mil) on Top Layer And Track (1398.678mil,1355.606mil)(1451.504mil,1355.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R8-2(1430mil,1320mil) on Top Layer And Track (1458.41mil,1293mil)(1476.41mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad R8-2(1430mil,1320mil) on Top Layer And Track (1458.41mil,1347mil)(1476.41mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad RESET-1(1677.796mil,2090mil) on Top Layer And Track (1651mil,2017mil)(1651mil,2062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad RESET-1(1677.796mil,2090mil) on Top Layer And Track (1651mil,2118mil)(1651mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad RESET-2(1402.204mil,2090mil) on Top Layer And Track (1429mil,2017mil)(1429mil,2062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad RESET-2(1402.204mil,2090mil) on Top Layer And Track (1429mil,2118mil)(1429mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.912mil < 10mil) Between Pad U3-13(767.48mil,2112.874mil) on Top Layer And Track (774.96mil,2166.81mil)(774.96mil,2139.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.912mil < 10mil) Between Pad U3-14(152.52mil,2112.874mil) on Top Layer And Track (145.04mil,2166.81mil)(145.04mil,2139.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U4-1(460mil,718.74mil) on Top Layer And Track (508.636mil,540.544mil)(508.636mil,739.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.993mil < 10mil) Between Pad U4-10(677.066mil,718.74mil) on Top Layer And Track (628.432mil,540.544mil)(628.432mil,739.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U4-2(460mil,679.37mil) on Top Layer And Track (508.636mil,540.544mil)(508.636mil,739.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U4-3(460mil,640mil) on Top Layer And Track (508.636mil,540.544mil)(508.636mil,739.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U4-4(460mil,600.63mil) on Top Layer And Track (508.636mil,540.544mil)(508.636mil,739.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad U4-5(460mil,561.26mil) on Top Layer And Track (508.636mil,540.544mil)(508.636mil,739.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.993mil < 10mil) Between Pad U4-6(677.066mil,561.26mil) on Top Layer And Track (628.432mil,540.544mil)(628.432mil,739.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.993mil < 10mil) Between Pad U4-7(677.066mil,600.63mil) on Top Layer And Track (628.432mil,540.544mil)(628.432mil,739.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.993mil < 10mil) Between Pad U4-8(677.066mil,640mil) on Top Layer And Track (628.432mil,540.544mil)(628.432mil,739.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.993mil < 10mil) Between Pad U4-9(677.066mil,679.37mil) on Top Layer And Track (628.432mil,540.544mil)(628.432mil,739.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad Y1-1(1505mil,1535mil) on Top Layer And Track (1425mil,1490mil)(1580mil,1490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad Y1-2(1505mil,1705mil) on Top Layer And Track (1425mil,1750mil)(1580mil,1750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
Rule Violations :415

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.104mil < 10mil) Between Text "C12" (1419.385mil,1526.144mil) on Bottom Overlay And Track (1433.426mil,1504.866mil)(1433.426mil,1574.866mil) on Bottom Overlay Silk Text to Silk Clearance [5.104mil]
   Violation between Silk To Silk Clearance Constraint: (7.028mil < 10mil) Between Text "C14" (1422.459mil,1690.088mil) on Bottom Overlay And Track (1438.424mil,1669.866mil)(1438.424mil,1739.866mil) on Bottom Overlay Silk Text to Silk Clearance [7.028mil]
   Violation between Silk To Silk Clearance Constraint: (9.001mil < 10mil) Between Text "C17" (1506.264mil,490.26mil) on Top Overlay And Track (1501mil,405mil)(1501mil,475mil) on Top Overlay Silk Text to Silk Clearance [9.001mil]
   Violation between Silk To Silk Clearance Constraint: (6.323mil < 10mil) Between Text "C17" (1506.264mil,490.26mil) on Top Overlay And Track (1501mil,475mil)(1553.93mil,475mil) on Top Overlay Silk Text to Silk Clearance [6.323mil]
   Violation between Silk To Silk Clearance Constraint: (9.153mil < 10mil) Between Text "D1" (310.587mil,978.09mil) on Top Overlay And Track (297.362mil,960mil)(590mil,960mil) on Top Overlay Silk Text to Silk Clearance [9.153mil]
   Violation between Silk To Silk Clearance Constraint: (9.996mil < 10mil) Between Text "D1" (310.587mil,978.09mil) on Top Overlay And Track (305mil,905mil)(305mil,960mil) on Top Overlay Silk Text to Silk Clearance [9.996mil]
   Violation between Silk To Silk Clearance Constraint: (4.342mil < 10mil) Between Text "L5" (435.084mil,456.342mil) on Top Overlay And Track (415mil,445mil)(505mil,445mil) on Top Overlay Silk Text to Silk Clearance [4.342mil]
   Violation between Silk To Silk Clearance Constraint: (5.23mil < 10mil) Between Text "L6" (637.396mil,457.229mil) on Top Overlay And Track (620mil,445mil)(710mil,445mil) on Top Overlay Silk Text to Silk Clearance [5.23mil]
   Violation between Silk To Silk Clearance Constraint: (8.665mil < 10mil) Between Text "R12" (195.927mil,500.698mil) on Bottom Overlay And Track (213.528mil,484.606mil)(213.528mil,555.606mil) on Bottom Overlay Silk Text to Silk Clearance [8.664mil]
   Violation between Silk To Silk Clearance Constraint: (4.901mil < 10mil) Between Text "R14" (398mil,1534mil) on Bottom Overlay And Track (269.753mil,1538.38mil)(324.312mil,1538.38mil) on Bottom Overlay Silk Text to Silk Clearance [4.901mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (398mil,1534mil) on Bottom Overlay And Track (329.918mil,1546.514mil)(347.919mil,1546.514mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (398mil,1534mil) on Bottom Overlay And Track (354.823mil,1538.38mil)(407.752mil,1538.38mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.816mil < 10mil) Between Text "R14" (398mil,1534mil) on Bottom Overlay And Track (407.752mil,1538.38mil)(407.752mil,1608.38mil) on Bottom Overlay Silk Text to Silk Clearance [0.816mil]
   Violation between Silk To Silk Clearance Constraint: (9.016mil < 10mil) Between Text "R20" (1731.346mil,921.653mil) on Top Overlay And Track (1734mil,849.44mil)(1734mil,903.898mil) on Top Overlay Silk Text to Silk Clearance [9.016mil]
   Violation between Silk To Silk Clearance Constraint: (8.818mil < 10mil) Between Text "R20" (1731.346mil,921.653mil) on Top Overlay And Track (1734mil,903.898mil)(1805mil,903.898mil) on Top Overlay Silk Text to Silk Clearance [8.818mil]
   Violation between Silk To Silk Clearance Constraint: (3.606mil < 10mil) Between Text "R6" (1344.48mil,1041.744mil) on Top Overlay And Track (1398.676mil,1019.606mil)(1398.676mil,1090.606mil) on Top Overlay Silk Text to Silk Clearance [3.606mil]
   Violation between Silk To Silk Clearance Constraint: (4.962mil < 10mil) Between Text "R8" (1343.126mil,1308.906mil) on Top Overlay And Track (1398.678mil,1284.606mil)(1398.678mil,1355.606mil) on Top Overlay Silk Text to Silk Clearance [4.962mil]
   Violation between Silk To Silk Clearance Constraint: (5.141mil < 10mil) Between Text "RESET" (1416.686mil,2177.504mil) on Top Overlay And Track (1429mil,2118mil)(1429mil,2163mil) on Top Overlay Silk Text to Silk Clearance [5.142mil]
   Violation between Silk To Silk Clearance Constraint: (4.504mil < 10mil) Between Text "RESET" (1416.686mil,2177.504mil) on Top Overlay And Track (1429mil,2163mil)(1651mil,2163mil) on Top Overlay Silk Text to Silk Clearance [4.504mil]
   Violation between Silk To Silk Clearance Constraint: (2.205mil < 10mil) Between Text "Solar panel" (157.287mil,332.012mil) on Top Overlay And Track (157.362mil,303.976mil)(452.638mil,303.976mil) on Top Overlay Silk Text to Silk Clearance [2.205mil]
   Violation between Silk To Silk Clearance Constraint: (1.703mil < 10mil) Between Text "U4" (546mil,749.16mil) on Top Overlay And Track (508.636mil,739.458mil)(628.432mil,739.456mil) on Top Overlay Silk Text to Silk Clearance [1.703mil]
   Violation between Silk To Silk Clearance Constraint: (8.314mil < 10mil) Between Text "U5" (1528.515mil,684.868mil) on Top Overlay And Track (1515.63mil,669.054mil)(1594.37mil,669.054mil) on Top Overlay Silk Text to Silk Clearance [8.314mil]
Rule Violations :22

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02