// Seed: 1902800135
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    output tri id_5,
    input wand id_6,
    output tri0 id_7,
    output wor id_8,
    input wor id_9
    , id_13,
    input supply1 id_10,
    input uwire id_11
);
  wire id_14, id_15, id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    output tri id_8
);
  wire id_10;
  wire id_11;
  assign id_7 = 1 | id_5;
  module_0(
      id_2, id_6, id_1, id_6, id_6, id_8, id_5, id_7, id_0, id_5, id_2, id_4
  );
endmodule
