/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_rc_cbass.h
*/
#ifndef CSLR_RC_CBASS_H_
#define CSLR_RC_CBASS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Global Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t EXCEPTION_LOGGING_CONTROL;   /* Exception Logging Control Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t EXCEPTION_PEND_SET;        /* Exception Logging Pending Set Register */
    volatile uint32_t EXCEPTION_PEND_CLEAR;      /* Exception Logging Pending Clear Register */
} CSL_rc_cbass_glbRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CBASS_GLB_PID                                                      (0x00000000U)
#define CSL_RC_CBASS_GLB_DESTINATION_ID                                           (0x00000004U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL                                (0x00000020U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET                                       (0x00000040U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR                                     (0x00000044U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_RC_CBASS_GLB_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_RC_CBASS_GLB_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_RC_CBASS_GLB_PID_MINOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CBASS_GLB_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_RC_CBASS_GLB_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_RC_CBASS_GLB_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_RC_CBASS_GLB_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_RC_CBASS_GLB_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_RC_CBASS_GLB_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_RC_CBASS_GLB_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_RC_CBASS_GLB_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CBASS_GLB_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_RC_CBASS_GLB_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_RC_CBASS_GLB_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_RC_CBASS_GLB_PID_RTL_RESETVAL                                         (0x00000008U)
#define CSL_RC_CBASS_GLB_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_RC_CBASS_GLB_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_RC_CBASS_GLB_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_RC_CBASS_GLB_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_RC_CBASS_GLB_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_RC_CBASS_GLB_PID_BU_MASK                                              (0x30000000U)
#define CSL_RC_CBASS_GLB_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_RC_CBASS_GLB_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_RC_CBASS_GLB_PID_BU_MAX                                               (0x00000003U)

#define CSL_RC_CBASS_GLB_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_RC_CBASS_GLB_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_RC_CBASS_GLB_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_RC_CBASS_GLB_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_RC_CBASS_GLB_PID_RESETVAL                                             (0x66004101U)

/* DESTINATION_ID */

#define CSL_RC_CBASS_GLB_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_RC_CBASS_GLB_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_RC_CBASS_GLB_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_RC_CBASS_GLB_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_RC_CBASS_GLB_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_CONTROL */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MASK                 (0x00000001U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_SHIFT                (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MAX                  (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MASK              (0x00000002U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_SHIFT             (0x00000001U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_RESETVAL          (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MAX               (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_RC_CBASS_GLB_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* EXCEPTION_PEND_SET */

#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MASK                         (0x00000001U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_SHIFT                        (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_RESETVAL                     (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MAX                          (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_SET_RESETVAL                              (0x00000000U)

/* EXCEPTION_PEND_CLEAR */

#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MASK                       (0x00000001U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_SHIFT                      (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_RESETVAL                   (0x00000000U)
#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MAX                        (0x00000001U)

#define CSL_RC_CBASS_GLB_EXCEPTION_PEND_CLEAR_RESETVAL                            (0x00000000U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_1024[768];
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_4096[2816];
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_6144[1792];
    volatile uint32_t GPMC0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t GPMC0_SLV_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_8192[1792];
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_10240[1792];
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_11264[896];
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_12288[896];
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_13312[896];
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
} CSL_rc_cbass_fwRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL       (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0  (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1  (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2  (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H (0x00000014U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L (0x00000018U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H (0x0000001CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL       (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0  (0x00000024U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1  (0x00000028U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2  (0x0000002CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L (0x00000030U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H (0x00000034U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L (0x00000038U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H (0x0000003CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL       (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0  (0x00000044U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1  (0x00000048U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2  (0x0000004CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L (0x00000050U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H (0x00000054U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L (0x00000058U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H (0x0000005CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL       (0x00000060U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0  (0x00000064U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1  (0x00000068U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2  (0x0000006CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L (0x00000070U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H (0x00000074U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L (0x00000078U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H (0x0000007CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL       (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0  (0x00000084U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1  (0x00000088U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2  (0x0000008CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L (0x00000090U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H (0x00000094U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L (0x00000098U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H (0x0000009CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL       (0x000000A0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0  (0x000000A4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1  (0x000000A8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2  (0x000000ACU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L (0x000000B0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H (0x000000B4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L (0x000000B8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H (0x000000BCU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL       (0x000000C0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0  (0x000000C4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1  (0x000000C8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2  (0x000000CCU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L (0x000000D0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H (0x000000D4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L (0x000000D8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H (0x000000DCU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL       (0x000000E0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0  (0x000000E4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1  (0x000000E8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2  (0x000000ECU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L (0x000000F0U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H (0x000000F4U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L (0x000000F8U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H (0x000000FCU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL       (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0  (0x00000404U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1  (0x00000408U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2  (0x0000040CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L (0x00000410U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H (0x00000414U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L (0x00000418U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H (0x0000041CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL       (0x00000420U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0  (0x00000424U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1  (0x00000428U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2  (0x0000042CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L (0x00000430U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H (0x00000434U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L (0x00000438U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H (0x0000043CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL       (0x00000440U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0  (0x00000444U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1  (0x00000448U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2  (0x0000044CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L (0x00000450U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H (0x00000454U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L (0x00000458U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H (0x0000045CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL       (0x00000460U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0  (0x00000464U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1  (0x00000468U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2  (0x0000046CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L (0x00000470U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H (0x00000474U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L (0x00000478U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H (0x0000047CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL       (0x00000480U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0  (0x00000484U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1  (0x00000488U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2  (0x0000048CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L (0x00000490U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H (0x00000494U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L (0x00000498U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H (0x0000049CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL       (0x000004A0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0  (0x000004A4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1  (0x000004A8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2  (0x000004ACU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L (0x000004B0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H (0x000004B4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L (0x000004B8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H (0x000004BCU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL       (0x000004C0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0  (0x000004C4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1  (0x000004C8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2  (0x000004CCU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L (0x000004D0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H (0x000004D4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L (0x000004D8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H (0x000004DCU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL       (0x000004E0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0  (0x000004E4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1  (0x000004E8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2  (0x000004ECU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L (0x000004F0U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H (0x000004F4U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L (0x000004F8U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H (0x000004FCU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL             (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0        (0x00001004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1        (0x00001008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2        (0x0000100CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L     (0x00001010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H     (0x00001014U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L       (0x00001018U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H       (0x0000101CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL             (0x00001020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0        (0x00001024U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1        (0x00001028U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2        (0x0000102CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L     (0x00001030U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H     (0x00001034U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L       (0x00001038U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H       (0x0000103CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL             (0x00001040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0        (0x00001044U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1        (0x00001048U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2        (0x0000104CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L     (0x00001050U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H     (0x00001054U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L       (0x00001058U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H       (0x0000105CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL             (0x00001060U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0        (0x00001064U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1        (0x00001068U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2        (0x0000106CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L     (0x00001070U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H     (0x00001074U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L       (0x00001078U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H       (0x0000107CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL             (0x00001080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0        (0x00001084U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1        (0x00001088U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2        (0x0000108CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L     (0x00001090U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H     (0x00001094U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L       (0x00001098U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H       (0x0000109CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL             (0x000010A0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0        (0x000010A4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1        (0x000010A8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2        (0x000010ACU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L     (0x000010B0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H     (0x000010B4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L       (0x000010B8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H       (0x000010BCU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL             (0x000010C0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0        (0x000010C4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1        (0x000010C8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2        (0x000010CCU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L     (0x000010D0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H     (0x000010D4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L       (0x000010D8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H       (0x000010DCU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL             (0x000010E0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0        (0x000010E4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1        (0x000010E8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2        (0x000010ECU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L     (0x000010F0U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H     (0x000010F4U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L       (0x000010F8U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H       (0x000010FCU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL                      (0x00001800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0                 (0x00001804U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1                 (0x00001808U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2                 (0x0000180CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L              (0x00001810U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H              (0x00001814U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L                (0x00001818U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H                (0x0000181CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL                      (0x00001820U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0                 (0x00001824U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1                 (0x00001828U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2                 (0x0000182CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L              (0x00001830U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H              (0x00001834U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L                (0x00001838U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H                (0x0000183CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL                      (0x00001840U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0                 (0x00001844U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1                 (0x00001848U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2                 (0x0000184CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L              (0x00001850U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H              (0x00001854U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L                (0x00001858U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H                (0x0000185CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL                      (0x00001860U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0                 (0x00001864U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1                 (0x00001868U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2                 (0x0000186CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L              (0x00001870U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H              (0x00001874U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L                (0x00001878U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H                (0x0000187CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL                      (0x00001880U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0                 (0x00001884U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1                 (0x00001888U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2                 (0x0000188CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L              (0x00001890U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H              (0x00001894U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L                (0x00001898U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H                (0x0000189CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL                      (0x000018A0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0                 (0x000018A4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1                 (0x000018A8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2                 (0x000018ACU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L              (0x000018B0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H              (0x000018B4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L                (0x000018B8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H                (0x000018BCU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL                      (0x000018C0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0                 (0x000018C4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1                 (0x000018C8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2                 (0x000018CCU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L              (0x000018D0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H              (0x000018D4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L                (0x000018D8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H                (0x000018DCU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL                      (0x000018E0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0                 (0x000018E4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1                 (0x000018E8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2                 (0x000018ECU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L              (0x000018F0U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H              (0x000018F4U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L                (0x000018F8U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H                (0x000018FCU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL      (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0 (0x00002004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1 (0x00002008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2 (0x0000200CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L (0x00002010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H (0x00002014U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L (0x00002018U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H (0x0000201CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL      (0x00002020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0 (0x00002024U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1 (0x00002028U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2 (0x0000202CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L (0x00002030U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H (0x00002034U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L (0x00002038U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H (0x0000203CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL      (0x00002040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0 (0x00002044U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1 (0x00002048U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2 (0x0000204CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L (0x00002050U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H (0x00002054U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L (0x00002058U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H (0x0000205CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL      (0x00002060U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0 (0x00002064U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1 (0x00002068U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2 (0x0000206CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L (0x00002070U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H (0x00002074U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L (0x00002078U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H (0x0000207CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL      (0x00002080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0 (0x00002084U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1 (0x00002088U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2 (0x0000208CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L (0x00002090U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H (0x00002094U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L (0x00002098U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H (0x0000209CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL      (0x000020A0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0 (0x000020A4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1 (0x000020A8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2 (0x000020ACU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L (0x000020B0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H (0x000020B4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L (0x000020B8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H (0x000020BCU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL      (0x000020C0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0 (0x000020C4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1 (0x000020C8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2 (0x000020CCU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L (0x000020D0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H (0x000020D4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L (0x000020D8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H (0x000020DCU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL      (0x000020E0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0 (0x000020E4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1 (0x000020E8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2 (0x000020ECU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L (0x000020F0U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H (0x000020F4U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L (0x000020F8U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H (0x000020FCU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL            (0x00002800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0       (0x00002804U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1       (0x00002808U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2       (0x0000280CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L    (0x00002810U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H    (0x00002814U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L      (0x00002818U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H      (0x0000281CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL            (0x00002820U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0       (0x00002824U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1       (0x00002828U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2       (0x0000282CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L    (0x00002830U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H    (0x00002834U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L      (0x00002838U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H      (0x0000283CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL            (0x00002840U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0       (0x00002844U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1       (0x00002848U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2       (0x0000284CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L    (0x00002850U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H    (0x00002854U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L      (0x00002858U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H      (0x0000285CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL            (0x00002860U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0       (0x00002864U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1       (0x00002868U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2       (0x0000286CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L    (0x00002870U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H    (0x00002874U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L      (0x00002878U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H      (0x0000287CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL            (0x00002C00U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0       (0x00002C04U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1       (0x00002C08U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2       (0x00002C0CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L    (0x00002C10U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H    (0x00002C14U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L      (0x00002C18U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H      (0x00002C1CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL            (0x00002C20U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0       (0x00002C24U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1       (0x00002C28U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2       (0x00002C2CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L    (0x00002C30U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H    (0x00002C34U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L      (0x00002C38U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H      (0x00002C3CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL            (0x00002C40U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0       (0x00002C44U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1       (0x00002C48U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2       (0x00002C4CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L    (0x00002C50U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H    (0x00002C54U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L      (0x00002C58U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H      (0x00002C5CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL            (0x00002C60U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0       (0x00002C64U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1       (0x00002C68U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2       (0x00002C6CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L    (0x00002C70U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H    (0x00002C74U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L      (0x00002C78U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H      (0x00002C7CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL            (0x00003000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0       (0x00003004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1       (0x00003008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2       (0x0000300CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L    (0x00003010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H    (0x00003014U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L      (0x00003018U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H      (0x0000301CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL            (0x00003020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0       (0x00003024U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1       (0x00003028U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2       (0x0000302CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L    (0x00003030U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H    (0x00003034U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L      (0x00003038U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H      (0x0000303CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL            (0x00003040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0       (0x00003044U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1       (0x00003048U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2       (0x0000304CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L    (0x00003050U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H    (0x00003054U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L      (0x00003058U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H      (0x0000305CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL            (0x00003060U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0       (0x00003064U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1       (0x00003068U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2       (0x0000306CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L    (0x00003070U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H    (0x00003074U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L      (0x00003078U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H      (0x0000307CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL            (0x00003400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0       (0x00003404U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1       (0x00003408U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2       (0x0000340CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L    (0x00003410U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H    (0x00003414U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L      (0x00003418U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H      (0x0000341CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL            (0x00003420U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0       (0x00003424U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1       (0x00003428U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2       (0x0000342CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L    (0x00003430U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H    (0x00003434U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L      (0x00003438U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H      (0x0000343CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL            (0x00003440U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0       (0x00003444U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1       (0x00003448U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2       (0x0000344CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L    (0x00003450U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H    (0x00003454U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L      (0x00003458U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H      (0x0000345CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL            (0x00003460U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0       (0x00003464U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1       (0x00003468U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2       (0x0000346CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L    (0x00003470U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H    (0x00003474U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L      (0x00003478U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H      (0x0000347CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00081700U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x81700000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00081707U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x81707FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00081000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x81000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0008103FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x8103FFFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC0_C66_SDMA_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00082700U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x82700000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00082707U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x82707FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00082000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x82000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0008203FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x8203FFFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_C66_COREPAC1_C66_SDMA_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003600U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03600000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000036FFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x036FFFFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IMSRAM32KX256E_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL     (0x20000000U)

/* GPMC0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0005FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL       (0x5FFFFFFFU)

/* GPMC0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005390U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL     (0x05390000U)

/* GPMC0_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005390U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL       (0x05390FFFU)

/* GPMC0_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_4_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_5_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_6_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_CONTROL */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_ENABLE_MASK          (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_ENABLE_SHIFT         (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_ENABLE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_ENABLE_MAX           (0x0000000FU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_LOCK_MASK            (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_LOCK_SHIFT           (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_LOCK_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_LOCK_MAX             (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MASK      (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_BACKGROUND_SHIFT     (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MASK      (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT     (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MAX       (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_CONTROL_RESETVAL             (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_0_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_1_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK    (0x00FF0000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT   (0x00000010U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX     (0x000000FFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_PERMISSION_2_RESETVAL        (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_L_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_START_ADDRESS_H_RESETVAL     (0x00000000U)

/* GPMC0_SLV_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_L_RESETVAL       (0x00000FFFU)

/* GPMC0_SLV_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_GPMC0_SLV_FW_REGION_7_END_ADDRESS_H_RESETVAL       (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00040000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x40000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00040000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x40000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_IEXPORT_VBUSM_64B_SLV_MAIN_0_SLV_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005C00U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05C00000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005C07U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05C07FFFU)

/* ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005C10U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05C10000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005C17U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05C17FFFU)

/* ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000007FFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x007FFFFFU)

/* ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x00800000U)

/* ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x00FFFFFFU)

/* ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005D00U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05D00000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005D07U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05D07FFFU)

/* ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005D10U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05D10000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005D17U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05D17FFFU)

/* ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x01000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000017FFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x017FFFFFU)

/* ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001800U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x01800000U)

/* ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00001FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x01FFFFFFU)

/* ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS0_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005E00U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05E00000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005E07U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05E07FFFU)

/* ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005E10U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05E10000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005E17U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05E17FFFU)

/* ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00010000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x10000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000107FFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x107FFFFFU)

/* ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00010800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x10800000U)

/* ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00010FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x10FFFFFFU)

/* ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU0_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005F00U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05F00000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005F07U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05F07FFFU)

/* ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005F10U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05F10000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005F17U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05F17FFFU)

/* ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00011000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x11000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000117FFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x117FFFFFU)

/* ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00011800U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x11800000U)

/* ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x0000004EU)

/* ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00011FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x11FFFFFFU)

/* ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004EU)
#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_FW_ARMSS1_CPU1_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x0000004EU)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_16[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_48[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_80[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_112[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_144[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_176[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_208[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_240[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_272[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_304[12];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_1024[700];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_1040[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_1072[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_1104[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_1136[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL;   /* ISC Region 4 Control Register */
    volatile uint8_t  Resv_1168[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L;   /* ISC Region 4 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H;   /* ISC Region 4 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L;   /* ISC Region 4 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H;   /* ISC Region 4 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL;   /* ISC Region 5 Control Register */
    volatile uint8_t  Resv_1200[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L;   /* ISC Region 5 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H;   /* ISC Region 5 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L;   /* ISC Region 5 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H;   /* ISC Region 5 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL;   /* ISC Region 6 Control Register */
    volatile uint8_t  Resv_1232[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L;   /* ISC Region 6 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H;   /* ISC Region 6 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L;   /* ISC Region 6 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H;   /* ISC Region 6 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL;   /* ISC Region 7 Control Register */
    volatile uint8_t  Resv_1264[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L;   /* ISC Region 7 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H;   /* ISC Region 7 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L;   /* ISC Region 7 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H;   /* ISC Region 7 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL;   /* ISC Region 8 Control Register */
    volatile uint8_t  Resv_1296[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L;   /* ISC Region 8 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H;   /* ISC Region 8 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L;   /* ISC Region 8 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H;   /* ISC Region 8 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL;   /* ISC Region 9 Control Register */
    volatile uint8_t  Resv_1328[12];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L;   /* ISC Region 9 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H;   /* ISC Region 9 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L;   /* ISC Region 9 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H;   /* ISC Region 9 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_4096[2748];
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_4112[12];
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_4144[12];
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_4176[12];
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_4208[12];
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_5120[892];
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_5136[12];
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_5168[12];
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_5200[12];
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_5232[12];
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_8192[2940];
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_8208[12];
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_9216[988];
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_9232[12];
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_10240[988];
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_10256[12];
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_11264[988];
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_11280[12];
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_16384[5084];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_16400[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_16432[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_16464[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_16496[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_17408[892];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_17424[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_17456[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_17488[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_17520[12];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_18432[892];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_18448[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_18480[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_18512[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_18544[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_19456[892];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_19472[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_19504[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_19536[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_19568[12];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_20480[892];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_20496[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_20528[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_20560[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_20592[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_21504[892];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_21520[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_21552[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_21584[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_21616[12];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_22528[892];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_22544[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_22576[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_22608[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_22640[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_23552[892];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_23568[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_23600[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_23632[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_23664[12];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_24576[892];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_24592[12];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_25600[988];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_25616[12];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_28672[3036];
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_28688[12];
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_28720[12];
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_28752[12];
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_28784[12];
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_29696[892];
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_29712[12];
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_29744[12];
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_29776[12];
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_29808[12];
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_32768[2940];
    volatile uint32_t LED0_VBUSP_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_32784[12];
    volatile uint32_t LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t LED0_VBUSP_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_34816[2012];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_34832[12];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_34864[12];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_34896[12];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_34928[12];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_38912[3964];
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_38928[12];
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_38960[12];
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_38992[12];
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_39024[12];
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_39936[892];
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_39952[12];
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_39984[12];
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_40016[12];
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_40048[12];
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_40960[892];
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_40976[12];
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_41008[12];
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_41040[12];
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_41072[12];
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_41984[892];
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_42000[12];
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_42032[12];
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_42064[12];
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_42096[12];
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_43008[892];
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_43024[12];
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_43056[12];
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_43088[12];
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_43120[12];
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_44032[892];
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_44048[12];
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_44080[12];
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_44112[12];
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_44144[12];
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_45056[892];
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_45072[12];
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_45104[12];
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_45136[12];
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_45168[12];
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_46080[892];
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_46096[12];
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_46128[12];
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_46160[12];
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_46192[12];
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_49152[2940];
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_49168[12];
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_50176[988];
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_50192[12];
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_51200[988];
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_51216[12];
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
} CSL_rc_cbass_iscRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL  (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H (0x0000001CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL  (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L (0x00000030U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H (0x00000034U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L (0x00000038U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H (0x0000003CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL  (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L (0x00000050U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H (0x00000054U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L (0x00000058U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H (0x0000005CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL  (0x00000060U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L (0x00000070U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H (0x00000074U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L (0x00000078U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H (0x0000007CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL  (0x00000080U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L (0x00000090U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H (0x00000094U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L (0x00000098U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H (0x0000009CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL  (0x000000A0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L (0x000000B0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H (0x000000B4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L (0x000000B8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H (0x000000BCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL  (0x000000C0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L (0x000000D0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H (0x000000D4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L (0x000000D8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H (0x000000DCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL  (0x000000E0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L (0x000000F0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H (0x000000F4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L (0x000000F8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H (0x000000FCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL  (0x00000100U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L (0x00000110U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H (0x00000114U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L (0x00000118U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H (0x0000011CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL  (0x00000120U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L (0x00000130U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H (0x00000134U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L (0x00000138U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H (0x0000013CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL (0x00000140U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL  (0x00000400U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L (0x00000410U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H (0x00000414U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L (0x00000418U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H (0x0000041CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL  (0x00000420U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L (0x00000430U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H (0x00000434U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L (0x00000438U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H (0x0000043CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL  (0x00000440U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L (0x00000450U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H (0x00000454U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L (0x00000458U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H (0x0000045CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL  (0x00000460U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L (0x00000470U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H (0x00000474U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L (0x00000478U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H (0x0000047CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL  (0x00000480U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L (0x00000490U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H (0x00000494U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L (0x00000498U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H (0x0000049CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL  (0x000004A0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L (0x000004B0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H (0x000004B4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L (0x000004B8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H (0x000004BCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL  (0x000004C0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L (0x000004D0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H (0x000004D4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L (0x000004D8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H (0x000004DCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL  (0x000004E0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L (0x000004F0U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H (0x000004F4U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L (0x000004F8U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H (0x000004FCU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL  (0x00000500U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L (0x00000510U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H (0x00000514U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L (0x00000518U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H (0x0000051CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL  (0x00000520U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L (0x00000530U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H (0x00000534U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L (0x00000538U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H (0x0000053CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL (0x00000540U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL     (0x00001000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L (0x00001010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H (0x00001014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L (0x00001018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H (0x0000101CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL     (0x00001020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L (0x00001030U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H (0x00001034U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L (0x00001038U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H (0x0000103CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL     (0x00001040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L (0x00001050U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H (0x00001054U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L (0x00001058U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H (0x0000105CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL     (0x00001060U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L (0x00001070U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H (0x00001074U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L (0x00001078U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H (0x0000107CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL   (0x00001080U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL     (0x00001400U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L (0x00001410U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H (0x00001414U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L (0x00001418U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H (0x0000141CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL     (0x00001420U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L (0x00001430U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H (0x00001434U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L (0x00001438U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H (0x0000143CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL     (0x00001440U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L (0x00001450U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H (0x00001454U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L (0x00001458U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H (0x0000145CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL     (0x00001460U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L (0x00001470U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H (0x00001474U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L (0x00001478U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H (0x0000147CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL   (0x00001480U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL       (0x00002000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L (0x00002010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H (0x00002014U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L (0x00002018U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H (0x0000201CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL     (0x00002020U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL       (0x00002400U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L (0x00002410U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H (0x00002414U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L (0x00002418U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H (0x0000241CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL     (0x00002420U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL       (0x00002800U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L (0x00002810U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H (0x00002814U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L (0x00002818U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H (0x0000281CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL     (0x00002820U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL       (0x00002C00U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L (0x00002C10U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H (0x00002C14U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L (0x00002C18U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H (0x00002C1CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL     (0x00002C20U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL      (0x00004000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L (0x00004010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H (0x00004014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L (0x00004018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H (0x0000401CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL      (0x00004020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L (0x00004030U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H (0x00004034U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L (0x00004038U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H (0x0000403CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL      (0x00004040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L (0x00004050U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H (0x00004054U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L (0x00004058U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H (0x0000405CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL      (0x00004060U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L (0x00004070U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H (0x00004074U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L (0x00004078U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H (0x0000407CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL    (0x00004080U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL      (0x00004400U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L (0x00004410U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H (0x00004414U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L (0x00004418U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H (0x0000441CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL      (0x00004420U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L (0x00004430U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H (0x00004434U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L (0x00004438U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H (0x0000443CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL      (0x00004440U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L (0x00004450U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H (0x00004454U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L (0x00004458U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H (0x0000445CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL      (0x00004460U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L (0x00004470U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H (0x00004474U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L (0x00004478U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H (0x0000447CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL    (0x00004480U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL      (0x00004800U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L (0x00004810U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H (0x00004814U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L (0x00004818U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H (0x0000481CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL      (0x00004820U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L (0x00004830U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H (0x00004834U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L (0x00004838U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H (0x0000483CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL      (0x00004840U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L (0x00004850U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H (0x00004854U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L (0x00004858U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H (0x0000485CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL      (0x00004860U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L (0x00004870U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H (0x00004874U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L (0x00004878U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H (0x0000487CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL    (0x00004880U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL      (0x00004C00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L (0x00004C10U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H (0x00004C14U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L (0x00004C18U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H (0x00004C1CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL      (0x00004C20U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L (0x00004C30U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H (0x00004C34U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L (0x00004C38U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H (0x00004C3CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL      (0x00004C40U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L (0x00004C50U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H (0x00004C54U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L (0x00004C58U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H (0x00004C5CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL      (0x00004C60U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L (0x00004C70U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H (0x00004C74U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L (0x00004C78U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H (0x00004C7CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL    (0x00004C80U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL      (0x00005000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L (0x00005010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H (0x00005014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L (0x00005018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H (0x0000501CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL      (0x00005020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L (0x00005030U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H (0x00005034U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L (0x00005038U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H (0x0000503CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL      (0x00005040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L (0x00005050U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H (0x00005054U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L (0x00005058U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H (0x0000505CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL      (0x00005060U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L (0x00005070U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H (0x00005074U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L (0x00005078U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H (0x0000507CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL    (0x00005080U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL      (0x00005400U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L (0x00005410U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H (0x00005414U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L (0x00005418U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H (0x0000541CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL      (0x00005420U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L (0x00005430U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H (0x00005434U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L (0x00005438U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H (0x0000543CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL      (0x00005440U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L (0x00005450U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H (0x00005454U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L (0x00005458U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H (0x0000545CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL      (0x00005460U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L (0x00005470U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H (0x00005474U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L (0x00005478U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H (0x0000547CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL    (0x00005480U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL      (0x00005800U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L (0x00005810U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H (0x00005814U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L (0x00005818U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H (0x0000581CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL      (0x00005820U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L (0x00005830U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H (0x00005834U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L (0x00005838U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H (0x0000583CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL      (0x00005840U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L (0x00005850U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H (0x00005854U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L (0x00005858U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H (0x0000585CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL      (0x00005860U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L (0x00005870U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H (0x00005874U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L (0x00005878U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H (0x0000587CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL    (0x00005880U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL      (0x00005C00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L (0x00005C10U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H (0x00005C14U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L (0x00005C18U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H (0x00005C1CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL      (0x00005C20U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L (0x00005C30U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H (0x00005C34U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L (0x00005C38U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H (0x00005C3CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL      (0x00005C40U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L (0x00005C50U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H (0x00005C54U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L (0x00005C58U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H (0x00005C5CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL      (0x00005C60U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L (0x00005C70U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H (0x00005C74U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L (0x00005C78U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H (0x00005C7CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL    (0x00005C80U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL (0x00006000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L (0x00006010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H (0x00006014U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L (0x00006018U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H (0x0000601CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL (0x00006020U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL (0x00006400U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L (0x00006410U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H (0x00006414U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L (0x00006418U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H (0x0000641CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL (0x00006420U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL      (0x00007000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L (0x00007010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H (0x00007014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L (0x00007018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H (0x0000701CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL      (0x00007020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L (0x00007030U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H (0x00007034U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L (0x00007038U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H (0x0000703CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL      (0x00007040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L (0x00007050U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H (0x00007054U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L (0x00007058U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H (0x0000705CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL      (0x00007060U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L (0x00007070U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H (0x00007074U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L (0x00007078U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H (0x0000707CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL    (0x00007080U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL      (0x00007400U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L (0x00007410U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H (0x00007414U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L (0x00007418U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H (0x0000741CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL      (0x00007420U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L (0x00007430U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H (0x00007434U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L (0x00007438U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H (0x0000743CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL      (0x00007440U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L (0x00007450U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H (0x00007454U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L (0x00007458U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H (0x0000745CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL      (0x00007460U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L (0x00007470U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H (0x00007474U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L (0x00007478U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H (0x0000747CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL    (0x00007480U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL                (0x00008000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L        (0x00008010U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H        (0x00008014U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L          (0x00008018U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H          (0x0000801CU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL              (0x00008020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL      (0x00008800U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L (0x00008810U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H (0x00008814U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L (0x00008818U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H (0x0000881CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL      (0x00008820U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L (0x00008830U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H (0x00008834U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L (0x00008838U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H (0x0000883CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL      (0x00008840U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L (0x00008850U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H (0x00008854U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L (0x00008858U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H (0x0000885CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL      (0x00008860U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L (0x00008870U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H (0x00008874U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L (0x00008878U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H (0x0000887CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL    (0x00008880U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL        (0x00009800U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L (0x00009810U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H (0x00009814U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L  (0x00009818U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H  (0x0000981CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL        (0x00009820U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L (0x00009830U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H (0x00009834U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L  (0x00009838U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H  (0x0000983CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL        (0x00009840U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L (0x00009850U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H (0x00009854U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L  (0x00009858U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H  (0x0000985CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL        (0x00009860U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L (0x00009870U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H (0x00009874U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L  (0x00009878U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H  (0x0000987CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL      (0x00009880U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL        (0x00009C00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L (0x00009C10U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H (0x00009C14U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L  (0x00009C18U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H  (0x00009C1CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL        (0x00009C20U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L (0x00009C30U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H (0x00009C34U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L  (0x00009C38U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H  (0x00009C3CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL        (0x00009C40U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L (0x00009C50U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H (0x00009C54U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L  (0x00009C58U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H  (0x00009C5CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL        (0x00009C60U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L (0x00009C70U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H (0x00009C74U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L  (0x00009C78U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H  (0x00009C7CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL      (0x00009C80U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL        (0x0000A000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L (0x0000A010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H (0x0000A014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L  (0x0000A018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H  (0x0000A01CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL        (0x0000A020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L (0x0000A030U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H (0x0000A034U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L  (0x0000A038U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H  (0x0000A03CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL        (0x0000A040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L (0x0000A050U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H (0x0000A054U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L  (0x0000A058U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H  (0x0000A05CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL        (0x0000A060U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L (0x0000A070U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H (0x0000A074U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L  (0x0000A078U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H  (0x0000A07CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL      (0x0000A080U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL        (0x0000A400U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L (0x0000A410U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H (0x0000A414U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L  (0x0000A418U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H  (0x0000A41CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL        (0x0000A420U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L (0x0000A430U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H (0x0000A434U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L  (0x0000A438U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H  (0x0000A43CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL        (0x0000A440U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L (0x0000A450U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H (0x0000A454U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L  (0x0000A458U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H  (0x0000A45CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL        (0x0000A460U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L (0x0000A470U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H (0x0000A474U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L  (0x0000A478U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H  (0x0000A47CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL      (0x0000A480U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL        (0x0000A800U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L (0x0000A810U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H (0x0000A814U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L  (0x0000A818U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H  (0x0000A81CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL        (0x0000A820U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L (0x0000A830U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H (0x0000A834U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L  (0x0000A838U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H  (0x0000A83CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL        (0x0000A840U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L (0x0000A850U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H (0x0000A854U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L  (0x0000A858U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H  (0x0000A85CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL        (0x0000A860U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L (0x0000A870U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H (0x0000A874U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L  (0x0000A878U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H  (0x0000A87CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL      (0x0000A880U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL        (0x0000AC00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L (0x0000AC10U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H (0x0000AC14U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L  (0x0000AC18U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H  (0x0000AC1CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL        (0x0000AC20U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L (0x0000AC30U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H (0x0000AC34U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L  (0x0000AC38U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H  (0x0000AC3CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL        (0x0000AC40U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L (0x0000AC50U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H (0x0000AC54U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L  (0x0000AC58U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H  (0x0000AC5CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL        (0x0000AC60U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L (0x0000AC70U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H (0x0000AC74U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L  (0x0000AC78U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H  (0x0000AC7CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL      (0x0000AC80U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL        (0x0000B000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L (0x0000B010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H (0x0000B014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L  (0x0000B018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H  (0x0000B01CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL        (0x0000B020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L (0x0000B030U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H (0x0000B034U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L  (0x0000B038U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H  (0x0000B03CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL        (0x0000B040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L (0x0000B050U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H (0x0000B054U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L  (0x0000B058U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H  (0x0000B05CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL        (0x0000B060U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L (0x0000B070U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H (0x0000B074U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L  (0x0000B078U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H  (0x0000B07CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL      (0x0000B080U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL        (0x0000B400U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L (0x0000B410U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H (0x0000B414U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L  (0x0000B418U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H  (0x0000B41CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL        (0x0000B420U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L (0x0000B430U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H (0x0000B434U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L  (0x0000B438U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H  (0x0000B43CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL        (0x0000B440U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L (0x0000B450U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H (0x0000B454U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L  (0x0000B458U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H  (0x0000B45CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL        (0x0000B460U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L (0x0000B470U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H (0x0000B474U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L  (0x0000B478U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H  (0x0000B47CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL      (0x0000B480U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL              (0x0000C000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L      (0x0000C010U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H      (0x0000C014U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L        (0x0000C018U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H        (0x0000C01CU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL            (0x0000C020U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL              (0x0000C400U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L      (0x0000C410U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H      (0x0000C414U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L        (0x0000C418U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H        (0x0000C41CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL            (0x0000C420U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL              (0x0000C800U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L      (0x0000C810U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H      (0x0000C814U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L        (0x0000C818U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H        (0x0000C81CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL            (0x0000C820U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG0_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000884AU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_8_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_CONTROL_RESETVAL (0x00008800U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_L_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_9_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000088U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_PRU_ICSSG1_PR1_EXT_VBUSM_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000884AU)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_MDMA_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000DC4AU)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_MDMA_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000DD4AU)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_CONTROL_RESETVAL (0x00008100U)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000814AU)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_CONTROL_RESETVAL (0x00008100U)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD1_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000814AU)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_CONTROL_RESETVAL (0x00008100U)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_RD_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000814AU)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_CONTROL_RESETVAL (0x00008100U)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000081U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_MMCSD2_EMMCSDSS_WR_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000814AU)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D44AU)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D54AU)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D44AU)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D54AU)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D64AU)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_RMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D74AU)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D64AU)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_MEMBDG_WMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D74AU)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x0000009AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_CONTROL_RESETVAL (0x00009A00U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x0000009AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_ISC_REGION_DEF_CONTROL_RESETVAL (0x00009A4AU)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x0000009AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_CONTROL_RESETVAL (0x00009A00U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x0000009AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_ISC_REGION_DEF_CONTROL_RESETVAL (0x00009A4AU)

/* C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_CONTROL_RESETVAL (0x0000DC00U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000DCU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC0_C66_CFG_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000DC4AU)

/* C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_CONTROL_RESETVAL (0x0000DD00U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000DDU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_C66_COREPAC1_C66_CFG_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000DD4AU)

/* LED0_VBUSP_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_ENABLE_MASK    (0x0000000FU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_ENABLE_SHIFT   (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_ENABLE_MAX     (0x0000000FU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_LOCK_MASK      (0x00000010U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_LOCK_SHIFT     (0x00000004U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_LOCK_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_LOCK_MAX       (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_CH_MODE_MASK   (0x00000020U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_CH_MODE_SHIFT  (0x00000005U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_CH_MODE_MAX    (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_DEF_MASK       (0x00000040U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_DEF_SHIFT      (0x00000006U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_DEF_RESETVAL   (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_DEF_MAX        (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_ID_MASK   (0x0000FF00U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT  (0x00000008U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000B0U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_ID_MAX    (0x000000FFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_SEC_MASK       (0x000F0000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_SEC_SHIFT      (0x00000010U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_SEC_RESETVAL   (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_SEC_MAX        (0x0000000FU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NONSEC_MASK    (0x00100000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NONSEC_SHIFT   (0x00000014U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NONSEC_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PASS_MASK      (0x00200000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PASS_SHIFT     (0x00000015U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PASS_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PASS_MAX       (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_MASK      (0x03000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_SHIFT     (0x00000018U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_RESETVAL  (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_PRIV_MAX       (0x00000003U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NOPRIV_MASK    (0x0C000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NOPRIV_SHIFT   (0x0000001AU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_NOPRIV_MAX     (0x00000003U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_CONTROL_RESETVAL       (0x0000B000U)

/* LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* LED0_VBUSP_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_CH_MODE_MAX  (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_DEF_MASK     (0x00000040U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_DEF_SHIFT    (0x00000006U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_DEF_MAX      (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000B0U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_SEC_MASK     (0x000F0000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_SEC_SHIFT    (0x00000010U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_SEC_MAX      (0x0000000FU)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NONSEC_MASK  (0x00100000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NONSEC_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PASS_MASK    (0x00200000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PASS_SHIFT   (0x00000015U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PASS_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_MASK    (0x03000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_SHIFT   (0x00000018U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_PRIV_MAX     (0x00000003U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NOPRIV_MASK  (0x0C000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_NOPRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_LED0_VBUSP_ISC_REGION_DEF_CONTROL_RESETVAL     (0x0000B04AU)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x00000098U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_CONTROL_RESETVAL (0x00009800U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x00000098U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_CONTROL_RESETVAL (0x00009800U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x00000098U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_CONTROL_RESETVAL (0x00009800U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x00000098U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_CONTROL_RESETVAL (0x00009800U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x00000098U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_SA2_UL0_CTXCACH_EXT_DMA_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000984AU)

/* ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D44AU)

/* ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_RMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D54AU)

/* ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D44AU)

/* ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS0_PBDG_WMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D54AU)

/* ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D64AU)

/* ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_RMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D74AU)

/* ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST0_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D64AU)

/* ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_ARMSS1_PBDG_WMST1_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D74AU)

/* VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_CH_MODE_MAX  (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_MASK     (0x00000040U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_SHIFT    (0x00000006U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_DEF_MAX      (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BDU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_MASK     (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_SHIFT    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_SEC_MAX      (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_MASK  (0x00100000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NONSEC_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_MASK    (0x00200000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_SHIFT   (0x00000015U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PASS_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_MASK    (0x03000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_SHIFT   (0x00000018U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_PRIV_MAX     (0x00000003U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_MASK  (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_NOPRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_CONTROL_RESETVAL     (0x0000BD00U)

/* VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_MASK   (0x00000040U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_SHIFT  (0x00000006U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_DEF_MAX    (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BDU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_MASK   (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_SHIFT  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_SEC_MAX    (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_MASK  (0x00200000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PASS_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_MASK  (0x03000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_PRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_VPFE0_VBUSM_DMA_ISC_REGION_DEF_CONTROL_RESETVAL   (0x0000BD4AU)

/* VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_CH_MODE_MAX  (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_DEF_MASK     (0x00000040U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_DEF_SHIFT    (0x00000006U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_DEF_MAX      (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BCU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_SEC_MASK     (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_SEC_SHIFT    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_SEC_MAX      (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NONSEC_MASK  (0x00100000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NONSEC_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PASS_MASK    (0x00200000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PASS_SHIFT   (0x00000015U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PASS_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_MASK    (0x03000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_SHIFT   (0x00000018U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_PRIV_MAX     (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NOPRIV_MASK  (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_NOPRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_CONTROL_RESETVAL     (0x0000BC00U)

/* VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_DEF_MASK   (0x00000040U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_DEF_SHIFT  (0x00000006U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_DEF_MAX    (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BCU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_SEC_MASK   (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_SEC_SHIFT  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_SEC_MAX    (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PASS_MASK  (0x00200000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PASS_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_MASK  (0x03000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_PRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST0_ISC_REGION_DEF_CONTROL_RESETVAL   (0x0000BC4AU)

/* VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_CH_MODE_MAX  (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_DEF_MASK     (0x00000040U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_DEF_SHIFT    (0x00000006U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_DEF_MAX      (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000BCU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_SEC_MASK     (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_SEC_SHIFT    (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_SEC_MAX      (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NONSEC_MASK  (0x00100000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NONSEC_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PASS_MASK    (0x00200000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PASS_SHIFT   (0x00000015U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PASS_MAX     (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_MASK    (0x03000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_SHIFT   (0x00000018U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_PRIV_MAX     (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NOPRIV_MASK  (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_NOPRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_CONTROL_RESETVAL     (0x0000BC00U)

/* VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_DEF_MASK   (0x00000040U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_DEF_SHIFT  (0x00000006U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_DEF_MAX    (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000BCU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_SEC_MASK   (0x000F0000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_SEC_SHIFT  (0x00000010U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_SEC_MAX    (0x0000000FU)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PASS_MASK  (0x00200000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PASS_MAX   (0x00000001U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_MASK  (0x03000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_PRIV_MAX   (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CBASS_ISC_VPE0_VPDMA_MST1_ISC_REGION_DEF_CONTROL_RESETVAL   (0x0000BC4AU)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_256[232];
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP0;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP1;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP2;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP3;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP4;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP5;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP6;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP7;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP8;   /* Map Register */
    volatile uint32_t PRU_ICSSG0_PR1_EXT_VBUSM_MAP9;   /* Map Register */
    volatile uint8_t  Resv_1024[728];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_1280[232];
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP0;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP1;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP2;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP3;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP4;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP5;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP6;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP7;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP8;   /* Map Register */
    volatile uint32_t PRU_ICSSG1_PR1_EXT_VBUSM_MAP9;   /* Map Register */
    volatile uint8_t  Resv_4096[2776];
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_4352[232];
    volatile uint32_t C66_COREPAC0_C66_MDMA_MAP0;   /* Map Register */
    volatile uint8_t  Resv_5120[764];
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_5376[232];
    volatile uint32_t C66_COREPAC1_C66_MDMA_MAP0;   /* Map Register */
    volatile uint8_t  Resv_8192[2812];
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_8448[232];
    volatile uint32_t MMCSD1_EMMCSDSS_RD_MAP0;   /* Map Register */
    volatile uint8_t  Resv_9216[764];
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_9472[232];
    volatile uint32_t MMCSD1_EMMCSDSS_WR_MAP0;   /* Map Register */
    volatile uint8_t  Resv_10240[764];
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_10496[232];
    volatile uint32_t MMCSD2_EMMCSDSS_RD_MAP0;   /* Map Register */
    volatile uint8_t  Resv_11264[764];
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_11520[232];
    volatile uint32_t MMCSD2_EMMCSDSS_WR_MAP0;   /* Map Register */
    volatile uint8_t  Resv_16384[4860];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_16640[232];
    volatile uint32_t ARMSS0_MEMBDG_RMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_17408[764];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_17664[232];
    volatile uint32_t ARMSS0_MEMBDG_RMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_18432[764];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_18688[232];
    volatile uint32_t ARMSS0_MEMBDG_WMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_19456[764];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_19712[232];
    volatile uint32_t ARMSS0_MEMBDG_WMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_20480[764];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_20736[232];
    volatile uint32_t ARMSS1_MEMBDG_RMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_21504[764];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_21760[232];
    volatile uint32_t ARMSS1_MEMBDG_RMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_22528[764];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_22784[232];
    volatile uint32_t ARMSS1_MEMBDG_WMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_23552[764];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_23808[232];
    volatile uint32_t ARMSS1_MEMBDG_WMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_24576[764];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_24832[232];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0;   /* Map Register */
    volatile uint8_t  Resv_25600[764];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_25856[232];
    volatile uint32_t COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0;   /* Map Register */
    volatile uint8_t  Resv_28672[2812];
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_28928[232];
    volatile uint32_t C66_COREPAC0_C66_CFG_MAP0;   /* Map Register */
    volatile uint8_t  Resv_29696[764];
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_29952[232];
    volatile uint32_t C66_COREPAC1_C66_CFG_MAP0;   /* Map Register */
    volatile uint8_t  Resv_34816[4860];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_35072[232];
    volatile uint32_t SA2_UL0_CTXCACH_EXT_DMA_MAP0;   /* Map Register */
    volatile uint8_t  Resv_38912[3836];
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_39168[232];
    volatile uint32_t ARMSS0_PBDG_RMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_39936[764];
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_40192[232];
    volatile uint32_t ARMSS0_PBDG_RMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_40960[764];
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_41216[232];
    volatile uint32_t ARMSS0_PBDG_WMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_41984[764];
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_42240[232];
    volatile uint32_t ARMSS0_PBDG_WMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_43008[764];
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_43264[232];
    volatile uint32_t ARMSS1_PBDG_RMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_44032[764];
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_44288[232];
    volatile uint32_t ARMSS1_PBDG_RMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_45056[764];
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_45312[232];
    volatile uint32_t ARMSS1_PBDG_WMST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_46080[764];
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_46336[232];
    volatile uint32_t ARMSS1_PBDG_WMST1_MAP0;   /* Map Register */
    volatile uint8_t  Resv_49152[2812];
    volatile uint32_t VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_49408[232];
    volatile uint32_t VPFE0_VBUSM_DMA_MAP0;   /* Map Register */
    volatile uint8_t  Resv_50176[764];
    volatile uint32_t VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_50432[232];
    volatile uint32_t VPE0_VPDMA_MST0_MAP0;   /* Map Register */
    volatile uint8_t  Resv_51200[764];
    volatile uint32_t VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1;   /* Group Map Register */
    volatile uint32_t VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2;   /* Group Map Register */
    volatile uint8_t  Resv_51456[232];
    volatile uint32_t VPE0_VPDMA_MST1_MAP0;   /* Map Register */
} CSL_rc_cbass_qosRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1  (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1 (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2 (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0                  (0x00000100U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1                  (0x00000104U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2                  (0x00000108U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3                  (0x0000010CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4                  (0x00000110U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5                  (0x00000114U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6                  (0x00000118U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7                  (0x0000011CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8                  (0x00000120U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9                  (0x00000124U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 (0x00000400U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 (0x00000404U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1  (0x00000408U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2  (0x0000040CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1 (0x00000410U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2 (0x00000414U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0                  (0x00000500U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1                  (0x00000504U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2                  (0x00000508U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3                  (0x0000050CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4                  (0x00000510U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5                  (0x00000514U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6                  (0x00000518U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7                  (0x0000051CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8                  (0x00000520U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9                  (0x00000524U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1   (0x00001000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2   (0x00001004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1     (0x00001008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2     (0x0000100CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1    (0x00001010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2    (0x00001014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0                     (0x00001100U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1   (0x00001400U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2   (0x00001404U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1     (0x00001408U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2     (0x0000140CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1    (0x00001410U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2    (0x00001414U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0                     (0x00001500U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1     (0x00002000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2     (0x00002004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1       (0x00002008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2       (0x0000200CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1      (0x00002010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2      (0x00002014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0                       (0x00002100U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1     (0x00002400U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2     (0x00002404U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1       (0x00002408U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2       (0x0000240CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1      (0x00002410U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2      (0x00002414U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0                       (0x00002500U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1     (0x00002800U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2     (0x00002804U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1       (0x00002808U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2       (0x0000280CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1      (0x00002810U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2      (0x00002814U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0                       (0x00002900U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1     (0x00002C00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2     (0x00002C04U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1       (0x00002C08U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2       (0x00002C0CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1      (0x00002C10U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2      (0x00002C14U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0                       (0x00002D00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1    (0x00004000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2    (0x00004004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1      (0x00004008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2      (0x0000400CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1     (0x00004010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2     (0x00004014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0                      (0x00004100U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1    (0x00004400U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2    (0x00004404U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1      (0x00004408U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2      (0x0000440CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1     (0x00004410U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2     (0x00004414U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0                      (0x00004500U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1    (0x00004800U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2    (0x00004804U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1      (0x00004808U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2      (0x0000480CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1     (0x00004810U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2     (0x00004814U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0                      (0x00004900U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1    (0x00004C00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2    (0x00004C04U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1      (0x00004C08U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2      (0x00004C0CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1     (0x00004C10U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2     (0x00004C14U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0                      (0x00004D00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1    (0x00005000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2    (0x00005004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1      (0x00005008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2      (0x0000500CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1     (0x00005010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2     (0x00005014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0                      (0x00005100U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1    (0x00005400U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2    (0x00005404U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1      (0x00005408U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2      (0x0000540CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1     (0x00005410U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2     (0x00005414U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0                      (0x00005500U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1    (0x00005800U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2    (0x00005804U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1      (0x00005808U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2      (0x0000580CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1     (0x00005810U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2     (0x00005814U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0                      (0x00005900U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1    (0x00005C00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2    (0x00005C04U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1      (0x00005C08U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2      (0x00005C0CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1     (0x00005C10U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2     (0x00005C14U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0                      (0x00005D00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 (0x00006000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 (0x00006004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1 (0x00006008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2 (0x0000600CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1 (0x00006010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2 (0x00006014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0 (0x00006100U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 (0x00006400U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 (0x00006404U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1 (0x00006408U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2 (0x0000640CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1 (0x00006410U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2 (0x00006414U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0 (0x00006500U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1    (0x00007000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2    (0x00007004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1      (0x00007008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2      (0x0000700CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1     (0x00007010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2     (0x00007014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0                      (0x00007100U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1    (0x00007400U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2    (0x00007404U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1      (0x00007408U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2      (0x0000740CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1     (0x00007410U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2     (0x00007414U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0                      (0x00007500U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1    (0x00008800U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2    (0x00008804U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1      (0x00008808U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2      (0x0000880CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1     (0x00008810U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2     (0x00008814U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0                      (0x00008900U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1      (0x00009800U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2      (0x00009804U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1        (0x00009808U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2        (0x0000980CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1       (0x00009810U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2       (0x00009814U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0                        (0x00009900U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1      (0x00009C00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2      (0x00009C04U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1        (0x00009C08U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2        (0x00009C0CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1       (0x00009C10U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2       (0x00009C14U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0                        (0x00009D00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1      (0x0000A000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2      (0x0000A004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1        (0x0000A008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2        (0x0000A00CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1       (0x0000A010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2       (0x0000A014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0                        (0x0000A100U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1      (0x0000A400U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2      (0x0000A404U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1        (0x0000A408U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2        (0x0000A40CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1       (0x0000A410U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2       (0x0000A414U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0                        (0x0000A500U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1      (0x0000A800U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2      (0x0000A804U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1        (0x0000A808U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2        (0x0000A80CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1       (0x0000A810U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2       (0x0000A814U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0                        (0x0000A900U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1      (0x0000AC00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2      (0x0000AC04U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1        (0x0000AC08U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2        (0x0000AC0CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1       (0x0000AC10U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2       (0x0000AC14U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0                        (0x0000AD00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1      (0x0000B000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2      (0x0000B004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1        (0x0000B008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2        (0x0000B00CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1       (0x0000B010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2       (0x0000B014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0                        (0x0000B100U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1      (0x0000B400U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2      (0x0000B404U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1        (0x0000B408U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2        (0x0000B40CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1       (0x0000B410U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2       (0x0000B414U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0                        (0x0000B500U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1            (0x0000C000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2            (0x0000C004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1              (0x0000C008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2              (0x0000C00CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1             (0x0000C010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2             (0x0000C014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0                              (0x0000C100U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1            (0x0000C400U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2            (0x0000C404U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1              (0x0000C408U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2              (0x0000C40CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1             (0x0000C410U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2             (0x0000C414U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0                              (0x0000C500U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1            (0x0000C800U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2            (0x0000C804U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1              (0x0000C808U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2              (0x0000C80CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1             (0x0000C810U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2             (0x0000C814U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0                              (0x0000C900U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP0 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP0_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP1_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP2_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP3 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP3_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP4 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP4_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP5 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP5_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP6 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP6_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP7 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP7_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP8 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP8_RESETVAL         (0x00007000U)

/* PRU_ICSSG0_PR1_EXT_VBUSM_MAP9 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MAP9_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP0 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP0_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP1 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP1_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP2 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP2_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP3 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP3_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP4 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP4_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP5 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP5_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP6 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP6_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP7 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP7_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP8 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP8_RESETVAL         (0x00007000U)

/* PRU_ICSSG1_PR1_EXT_VBUSM_MAP9 */

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_ORDERID_MASK     (0x000000F0U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_ORDERID_SHIFT    (0x00000004U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_ORDERID_MAX      (0x0000000FU)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_EPRIORITY_MASK   (0x00007000U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_EPRIORITY_SHIFT  (0x0000000CU)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_EPRIORITY_MAX    (0x00000007U)

#define CSL_RC_CBASS_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MAP9_RESETVAL         (0x00007000U)

/* C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_MDMA_MAP0 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_QOS_MASK            (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_QOS_SHIFT           (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_QOS_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_QOS_MAX             (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ORDERID_MASK        (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ORDERID_SHIFT       (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ORDERID_RESETVAL    (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ORDERID_MAX         (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_EPRIORITY_MASK      (0x00007000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_EPRIORITY_SHIFT     (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_EPRIORITY_RESETVAL  (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_EPRIORITY_MAX       (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_VIRTID_MASK         (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_VIRTID_SHIFT        (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_VIRTID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_VIRTID_MAX          (0x00000FFFU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ATYPE_MASK          (0x30000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ATYPE_SHIFT         (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ATYPE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_ATYPE_MAX           (0x00000003U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_MDMA_MAP0_RESETVAL            (0x00007000U)

/* C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_MDMA_MAP0 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_QOS_MASK            (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_QOS_SHIFT           (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_QOS_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_QOS_MAX             (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ORDERID_MASK        (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ORDERID_SHIFT       (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ORDERID_RESETVAL    (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ORDERID_MAX         (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_EPRIORITY_MASK      (0x00007000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_EPRIORITY_SHIFT     (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_EPRIORITY_RESETVAL  (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_EPRIORITY_MAX       (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_VIRTID_MASK         (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_VIRTID_SHIFT        (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_VIRTID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_VIRTID_MAX          (0x00000FFFU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ATYPE_MASK          (0x30000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ATYPE_SHIFT         (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ATYPE_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_ATYPE_MAX           (0x00000003U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_MDMA_MAP0_RESETVAL            (0x00007000U)

/* MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_RD_MAP0 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_QOS_MASK              (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_QOS_MAX               (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_RD_MAP0_RESETVAL              (0x00007000U)

/* MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_WR_MAP0 */

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_QOS_MASK              (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_QOS_MAX               (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_RC_CBASS_QOS_MMCSD1_EMMCSDSS_WR_MAP0_RESETVAL              (0x00007000U)

/* MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_RD_MAP0 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_QOS_MASK              (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_QOS_MAX               (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_RD_MAP0_RESETVAL              (0x00007000U)

/* MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_WR_MAP0 */

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_QOS_MASK              (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_QOS_SHIFT             (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_QOS_RESETVAL          (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_QOS_MAX               (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ORDERID_MASK          (0x000000F0U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ORDERID_SHIFT         (0x00000004U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ORDERID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ORDERID_MAX           (0x0000000FU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_EPRIORITY_MASK        (0x00007000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_EPRIORITY_SHIFT       (0x0000000CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_EPRIORITY_RESETVAL    (0x00000007U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_EPRIORITY_MAX         (0x00000007U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_VIRTID_MASK           (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_VIRTID_SHIFT          (0x00000010U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_VIRTID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_VIRTID_MAX            (0x00000FFFU)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ATYPE_MASK            (0x30000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ATYPE_SHIFT           (0x0000001CU)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ATYPE_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_ATYPE_MAX             (0x00000003U)

#define CSL_RC_CBASS_QOS_MMCSD2_EMMCSDSS_WR_MAP0_RESETVAL              (0x00007000U)

/* ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST0_MAP0_RESETVAL             (0x00007000U)

/* ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_RMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_RMST1_MAP0_RESETVAL             (0x00007000U)

/* ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST0_MAP0_RESETVAL             (0x00007000U)

/* ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_MEMBDG_WMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_MEMBDG_WMST1_MAP0_RESETVAL             (0x00007000U)

/* ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST0_MAP0_RESETVAL             (0x00007000U)

/* ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_RMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_RMST1_MAP0_RESETVAL             (0x00007000U)

/* ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST0_MAP0_RESETVAL             (0x00007000U)

/* ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_MEMBDG_WMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_MEMBDG_WMST1_MAP0_RESETVAL             (0x00007000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_QOS_MASK (0x00000007U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_QOS_MAX (0x00000007U)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MAP0_RESETVAL (0x00007000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0 */

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_QOS_MASK (0x00000007U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_QOS_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_QOS_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_QOS_MAX (0x00000007U)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_ORDERID_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_ORDERID_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_ORDERID_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_ORDERID_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_EPRIORITY_MASK (0x00007000U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_EPRIORITY_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_EPRIORITY_RESETVAL (0x00000007U)
#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_EPRIORITY_MAX (0x00000007U)

#define CSL_RC_CBASS_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MAP0_RESETVAL (0x00007000U)

/* C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC0_C66_CFG_MAP0 */

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_C66_COREPAC0_C66_CFG_MAP0_RESETVAL             (0x00007000U)

/* C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* C66_COREPAC1_C66_CFG_MAP0 */

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_C66_COREPAC1_C66_CFG_MAP0_RESETVAL             (0x00007000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* SA2_UL0_CTXCACH_EXT_DMA_MAP0 */

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_QOS_MASK             (0x00000007U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_QOS_SHIFT            (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_QOS_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_QOS_MAX              (0x00000007U)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ORDERID_MASK         (0x000000F0U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ORDERID_SHIFT        (0x00000004U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ORDERID_RESETVAL     (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ORDERID_MAX          (0x0000000FU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_EPRIORITY_MASK       (0x00007000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_EPRIORITY_SHIFT      (0x0000000CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_EPRIORITY_RESETVAL   (0x00000007U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_EPRIORITY_MAX        (0x00000007U)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_VIRTID_MASK          (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_VIRTID_SHIFT         (0x00000010U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_VIRTID_RESETVAL      (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_VIRTID_MAX           (0x00000FFFU)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ATYPE_MASK           (0x30000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ATYPE_SHIFT          (0x0000001CU)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ATYPE_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_ATYPE_MAX            (0x00000003U)

#define CSL_RC_CBASS_QOS_SA2_UL0_CTXCACH_EXT_DMA_MAP0_RESETVAL             (0x00007000U)

/* ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST0_MAP0_RESETVAL               (0x00007000U)

/* ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_RMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_RMST1_MAP0_RESETVAL               (0x00007000U)

/* ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST0_MAP0_RESETVAL               (0x00007000U)

/* ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS0_PBDG_WMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS0_PBDG_WMST1_MAP0_RESETVAL               (0x00007000U)

/* ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST0_MAP0_RESETVAL               (0x00007000U)

/* ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_RMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_RMST1_MAP0_RESETVAL               (0x00007000U)

/* ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST0_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST0_MAP0_RESETVAL               (0x00007000U)

/* ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL (0x00000000U)

/* ARMSS1_PBDG_WMST1_MAP0 */

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_QOS_MASK               (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_QOS_SHIFT              (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_QOS_RESETVAL           (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_QOS_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ORDERID_MASK           (0x000000F0U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ORDERID_SHIFT          (0x00000004U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ORDERID_RESETVAL       (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ORDERID_MAX            (0x0000000FU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_EPRIORITY_MASK         (0x00007000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_EPRIORITY_SHIFT        (0x0000000CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_EPRIORITY_RESETVAL     (0x00000007U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_EPRIORITY_MAX          (0x00000007U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_VIRTID_MASK            (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_VIRTID_SHIFT           (0x00000010U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_VIRTID_RESETVAL        (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_VIRTID_MAX             (0x00000FFFU)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ATYPE_MASK             (0x30000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ATYPE_SHIFT            (0x0000001CU)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ATYPE_RESETVAL         (0x00000000U)
#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_ATYPE_MAX              (0x00000003U)

#define CSL_RC_CBASS_QOS_ARMSS1_PBDG_WMST1_MAP0_RESETVAL               (0x00007000U)

/* VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL   (0x00000000U)

/* VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL   (0x00000000U)

/* VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP1_RESETVAL     (0x00000000U)

/* VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_RC_TO_HC_GRP_MAP2_RESETVAL     (0x00000000U)

/* VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP1_RESETVAL    (0x00000000U)

/* VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_GR_NAVSS_DDR_GRP_MAP2_RESETVAL    (0x00000000U)

/* VPFE0_VBUSM_DMA_MAP0 */

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_QOS_MASK                     (0x00000007U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_QOS_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_QOS_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_QOS_MAX                      (0x00000007U)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ORDERID_MASK                 (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ORDERID_SHIFT                (0x00000004U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ORDERID_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ORDERID_MAX                  (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_EPRIORITY_MASK               (0x00007000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_EPRIORITY_SHIFT              (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_EPRIORITY_RESETVAL           (0x00000007U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_EPRIORITY_MAX                (0x00000007U)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_VIRTID_MASK                  (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_VIRTID_SHIFT                 (0x00000010U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_VIRTID_RESETVAL              (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_VIRTID_MAX                   (0x00000FFFU)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ATYPE_MASK                   (0x30000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ATYPE_SHIFT                  (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ATYPE_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_ATYPE_MAX                    (0x00000003U)

#define CSL_RC_CBASS_QOS_VPFE0_VBUSM_DMA_MAP0_RESETVAL                     (0x00007000U)

/* VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL   (0x00000000U)

/* VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL   (0x00000000U)

/* VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP1_RESETVAL     (0x00000000U)

/* VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_RC_TO_HC_GRP_MAP2_RESETVAL     (0x00000000U)

/* VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP1_RESETVAL    (0x00000000U)

/* VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_GR_NAVSS_DDR_GRP_MAP2_RESETVAL    (0x00000000U)

/* VPE0_VPDMA_MST0_MAP0 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_QOS_MASK                     (0x00000007U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_QOS_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_QOS_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_QOS_MAX                      (0x00000007U)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ORDERID_MASK                 (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ORDERID_SHIFT                (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ORDERID_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ORDERID_MAX                  (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_VIRTID_MASK                  (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_VIRTID_SHIFT                 (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_VIRTID_RESETVAL              (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_VIRTID_MAX                   (0x00000FFFU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ATYPE_MASK                   (0x30000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ATYPE_SHIFT                  (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ATYPE_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_ATYPE_MAX                    (0x00000003U)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST0_MAP0_RESETVAL                     (0x00000000U)

/* VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP1_RESETVAL   (0x00000000U)

/* VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_SRAM_GRP_MAP2_RESETVAL   (0x00000000U)

/* VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP1_RESETVAL     (0x00000000U)

/* VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_RC_TO_HC_GRP_MAP2_RESETVAL     (0x00000000U)

/* VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID7_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID6_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID5_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID4_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID3_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID2_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID1_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_ORDERID0_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP1_RESETVAL    (0x00000000U)

/* VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MASK (0xF0000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_SHIFT (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID15_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MASK (0x0F000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_SHIFT (0x00000018U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID14_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MASK (0x00F00000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_SHIFT (0x00000014U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID13_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MASK (0x000F0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_SHIFT (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID12_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MASK (0x0000F000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_SHIFT (0x0000000CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID11_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MASK (0x00000F00U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_SHIFT (0x00000008U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID10_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MASK (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_SHIFT (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID9_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MASK (0x0000000FU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_SHIFT (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_RESETVAL (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_ORDERID8_MAX (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_GR_NAVSS_DDR_GRP_MAP2_RESETVAL    (0x00000000U)

/* VPE0_VPDMA_MST1_MAP0 */

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_QOS_MASK                     (0x00000007U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_QOS_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_QOS_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_QOS_MAX                      (0x00000007U)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ORDERID_MASK                 (0x000000F0U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ORDERID_SHIFT                (0x00000004U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ORDERID_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ORDERID_MAX                  (0x0000000FU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_VIRTID_MASK                  (0x0FFF0000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_VIRTID_SHIFT                 (0x00000010U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_VIRTID_RESETVAL              (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_VIRTID_MAX                   (0x00000FFFU)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ATYPE_MASK                   (0x30000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ATYPE_SHIFT                  (0x0000001CU)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ATYPE_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_ATYPE_MAX                    (0x00000003U)

#define CSL_RC_CBASS_QOS_VPE0_VPDMA_MST1_MAP0_RESETVAL                     (0x00000000U)

/**************************************************************************
* Hardware Region  : Error Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_36[28];
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t ERR_INTR_RAW_STAT;         /* Global Interrupt Raw Status Register */
    volatile uint32_t ERR_INTR_ENABLED_STAT;     /* Global Interrupt Enabled Status Register */
    volatile uint32_t ERR_INTR_ENABLE_SET;       /* Interrupt Enable Set Register */
    volatile uint32_t ERR_INTR_ENABLE_CLR;       /* Interrupt Enable Clear Register */
    volatile uint32_t EOI;                       /* EOI Register */
} CSL_rc_cbass_errRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CBASS_ERR_PID                                                      (0x00000000U)
#define CSL_RC_CBASS_ERR_DESTINATION_ID                                           (0x00000004U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT                                        (0x00000050U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT                                    (0x00000054U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET                                      (0x00000058U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR                                      (0x0000005CU)
#define CSL_RC_CBASS_ERR_EOI                                                      (0x00000060U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_RC_CBASS_ERR_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_RC_CBASS_ERR_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_RC_CBASS_ERR_PID_MINOR_RESETVAL                                       (0x00000000U)
#define CSL_RC_CBASS_ERR_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_RC_CBASS_ERR_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_RC_CBASS_ERR_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_RC_CBASS_ERR_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_RC_CBASS_ERR_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_RC_CBASS_ERR_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_RC_CBASS_ERR_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_RC_CBASS_ERR_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CBASS_ERR_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_RC_CBASS_ERR_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_RC_CBASS_ERR_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_RC_CBASS_ERR_PID_RTL_RESETVAL                                         (0x00000008U)
#define CSL_RC_CBASS_ERR_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_RC_CBASS_ERR_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_RC_CBASS_ERR_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_RC_CBASS_ERR_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_RC_CBASS_ERR_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_RC_CBASS_ERR_PID_BU_MASK                                              (0x30000000U)
#define CSL_RC_CBASS_ERR_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_RC_CBASS_ERR_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_RC_CBASS_ERR_PID_BU_MAX                                               (0x00000003U)

#define CSL_RC_CBASS_ERR_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_RC_CBASS_ERR_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_RC_CBASS_ERR_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_RC_CBASS_ERR_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_RC_CBASS_ERR_PID_RESETVAL                                             (0x66004100U)

/* DESTINATION_ID */

#define CSL_RC_CBASS_ERR_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_RC_CBASS_ERR_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_RC_CBASS_ERR_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_RC_CBASS_ERR_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_RC_CBASS_ERR_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_RC_CBASS_ERR_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* ERR_INTR_RAW_STAT */

#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MASK                              (0x00000001U)
#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_SHIFT                             (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_RESETVAL                          (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MAX                               (0x00000001U)

#define CSL_RC_CBASS_ERR_ERR_INTR_RAW_STAT_RESETVAL                               (0x00000000U)

/* ERR_INTR_ENABLED_STAT */

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MASK                  (0x00000001U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_SHIFT                 (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_RESETVAL              (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MAX                   (0x00000001U)

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLED_STAT_RESETVAL                           (0x00000000U)

/* ERR_INTR_ENABLE_SET */

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MASK                 (0x00000001U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_SHIFT                (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MAX                  (0x00000001U)

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_SET_RESETVAL                             (0x00000000U)

/* ERR_INTR_ENABLE_CLR */

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MASK                 (0x00000001U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_SHIFT                (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_RESETVAL             (0x00000000U)
#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MAX                  (0x00000001U)

#define CSL_RC_CBASS_ERR_ERR_INTR_ENABLE_CLR_RESETVAL                             (0x00000000U)

/* EOI */

#define CSL_RC_CBASS_ERR_EOI_WR_MASK                                              (0x0000FFFFU)
#define CSL_RC_CBASS_ERR_EOI_WR_SHIFT                                             (0x00000000U)
#define CSL_RC_CBASS_ERR_EOI_WR_RESETVAL                                          (0x00000000U)
#define CSL_RC_CBASS_ERR_EOI_WR_MAX                                               (0x0000FFFFU)

#define CSL_RC_CBASS_ERR_EOI_RESETVAL                                             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
