vhdl work "D:\work\Projects\FPGA_prj\test\cpld_test\simul1\main.vhd"
