{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714020014450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714020014450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:10:14 2024 " "Processing started: Thu Apr 25 10:10:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714020014450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1714020014450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1714020014450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1714020015326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1714020015326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714020031001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714020031001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/tb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714020031017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1714020031017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1714020031173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign top.v(218) " "Verilog HDL or VHDL warning at top.v(218): object \"sign\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero top.v(218) " "Verilog HDL or VHDL warning at top.v(218): object \"zero\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow top.v(218) " "Verilog HDL or VHDL warning at top.v(218): object \"overflow\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry top.v(218) " "Verilog HDL or VHDL warning at top.v(218): object \"carry\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.v(310) " "Verilog HDL assignment warning at top.v(310): truncated value with size 32 to match size of target (3)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(68) " "Verilog HDL Case Statement warning at top.v(68): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout top.v(325) " "Verilog HDL Always Construct warning at top.v(325): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul_res top.v(325) " "Verilog HDL Always Construct warning at top.v(325): inferring latch(es) for variable \"mul_res\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SGPR top.v(325) " "Verilog HDL Always Construct warning at top.v(325): inferring latch(es) for variable \"SGPR\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_sum top.v(325) " "Verilog HDL Always Construct warning at top.v(325): inferring latch(es) for variable \"temp_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 325 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 top.v(44) " "Net \"inst_mem.data_a\" at top.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 top.v(44) " "Net \"inst_mem.waddr_a\" at top.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 top.v(44) " "Net \"inst_mem.we_a\" at top.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[0\] top.v(329) " "Inferred latch for \"SGPR\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[1\] top.v(329) " "Inferred latch for \"SGPR\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[2\] top.v(329) " "Inferred latch for \"SGPR\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[3\] top.v(329) " "Inferred latch for \"SGPR\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[4\] top.v(329) " "Inferred latch for \"SGPR\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[5\] top.v(329) " "Inferred latch for \"SGPR\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[6\] top.v(329) " "Inferred latch for \"SGPR\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[7\] top.v(329) " "Inferred latch for \"SGPR\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[8\] top.v(329) " "Inferred latch for \"SGPR\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[9\] top.v(329) " "Inferred latch for \"SGPR\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[10\] top.v(329) " "Inferred latch for \"SGPR\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[11\] top.v(329) " "Inferred latch for \"SGPR\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[12\] top.v(329) " "Inferred latch for \"SGPR\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[13\] top.v(329) " "Inferred latch for \"SGPR\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[14\] top.v(329) " "Inferred latch for \"SGPR\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGPR\[15\] top.v(329) " "Inferred latch for \"SGPR\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] top.v(329) " "Inferred latch for \"dout\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] top.v(329) " "Inferred latch for \"dout\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] top.v(329) " "Inferred latch for \"dout\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] top.v(329) " "Inferred latch for \"dout\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] top.v(329) " "Inferred latch for \"dout\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] top.v(329) " "Inferred latch for \"dout\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] top.v(329) " "Inferred latch for \"dout\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] top.v(329) " "Inferred latch for \"dout\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] top.v(329) " "Inferred latch for \"dout\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] top.v(329) " "Inferred latch for \"dout\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] top.v(329) " "Inferred latch for \"dout\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] top.v(329) " "Inferred latch for \"dout\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] top.v(329) " "Inferred latch for \"dout\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] top.v(329) " "Inferred latch for \"dout\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] top.v(329) " "Inferred latch for \"dout\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] top.v(329) " "Inferred latch for \"dout\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[0\] top.v(329) " "Inferred latch for \"GPR\[0\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[1\] top.v(329) " "Inferred latch for \"GPR\[0\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[2\] top.v(329) " "Inferred latch for \"GPR\[0\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[3\] top.v(329) " "Inferred latch for \"GPR\[0\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[4\] top.v(329) " "Inferred latch for \"GPR\[0\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[5\] top.v(329) " "Inferred latch for \"GPR\[0\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[6\] top.v(329) " "Inferred latch for \"GPR\[0\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[7\] top.v(329) " "Inferred latch for \"GPR\[0\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[8\] top.v(329) " "Inferred latch for \"GPR\[0\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[9\] top.v(329) " "Inferred latch for \"GPR\[0\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[10\] top.v(329) " "Inferred latch for \"GPR\[0\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[11\] top.v(329) " "Inferred latch for \"GPR\[0\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[12\] top.v(329) " "Inferred latch for \"GPR\[0\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[13\] top.v(329) " "Inferred latch for \"GPR\[0\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[14\] top.v(329) " "Inferred latch for \"GPR\[0\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[0\]\[15\] top.v(329) " "Inferred latch for \"GPR\[0\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[0\] top.v(329) " "Inferred latch for \"GPR\[1\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[1\] top.v(329) " "Inferred latch for \"GPR\[1\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[2\] top.v(329) " "Inferred latch for \"GPR\[1\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[3\] top.v(329) " "Inferred latch for \"GPR\[1\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[4\] top.v(329) " "Inferred latch for \"GPR\[1\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[5\] top.v(329) " "Inferred latch for \"GPR\[1\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[6\] top.v(329) " "Inferred latch for \"GPR\[1\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[7\] top.v(329) " "Inferred latch for \"GPR\[1\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[8\] top.v(329) " "Inferred latch for \"GPR\[1\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[9\] top.v(329) " "Inferred latch for \"GPR\[1\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[10\] top.v(329) " "Inferred latch for \"GPR\[1\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[11\] top.v(329) " "Inferred latch for \"GPR\[1\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[12\] top.v(329) " "Inferred latch for \"GPR\[1\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[13\] top.v(329) " "Inferred latch for \"GPR\[1\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[14\] top.v(329) " "Inferred latch for \"GPR\[1\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[1\]\[15\] top.v(329) " "Inferred latch for \"GPR\[1\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[0\] top.v(329) " "Inferred latch for \"GPR\[2\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[1\] top.v(329) " "Inferred latch for \"GPR\[2\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[2\] top.v(329) " "Inferred latch for \"GPR\[2\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[3\] top.v(329) " "Inferred latch for \"GPR\[2\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[4\] top.v(329) " "Inferred latch for \"GPR\[2\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[5\] top.v(329) " "Inferred latch for \"GPR\[2\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[6\] top.v(329) " "Inferred latch for \"GPR\[2\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[7\] top.v(329) " "Inferred latch for \"GPR\[2\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[8\] top.v(329) " "Inferred latch for \"GPR\[2\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[9\] top.v(329) " "Inferred latch for \"GPR\[2\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[10\] top.v(329) " "Inferred latch for \"GPR\[2\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[11\] top.v(329) " "Inferred latch for \"GPR\[2\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[12\] top.v(329) " "Inferred latch for \"GPR\[2\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[13\] top.v(329) " "Inferred latch for \"GPR\[2\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[14\] top.v(329) " "Inferred latch for \"GPR\[2\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[2\]\[15\] top.v(329) " "Inferred latch for \"GPR\[2\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[0\] top.v(329) " "Inferred latch for \"GPR\[3\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[1\] top.v(329) " "Inferred latch for \"GPR\[3\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[2\] top.v(329) " "Inferred latch for \"GPR\[3\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[3\] top.v(329) " "Inferred latch for \"GPR\[3\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[4\] top.v(329) " "Inferred latch for \"GPR\[3\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[5\] top.v(329) " "Inferred latch for \"GPR\[3\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[6\] top.v(329) " "Inferred latch for \"GPR\[3\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[7\] top.v(329) " "Inferred latch for \"GPR\[3\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[8\] top.v(329) " "Inferred latch for \"GPR\[3\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[9\] top.v(329) " "Inferred latch for \"GPR\[3\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[10\] top.v(329) " "Inferred latch for \"GPR\[3\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[11\] top.v(329) " "Inferred latch for \"GPR\[3\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[12\] top.v(329) " "Inferred latch for \"GPR\[3\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[13\] top.v(329) " "Inferred latch for \"GPR\[3\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[14\] top.v(329) " "Inferred latch for \"GPR\[3\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[3\]\[15\] top.v(329) " "Inferred latch for \"GPR\[3\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[0\] top.v(329) " "Inferred latch for \"GPR\[4\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[1\] top.v(329) " "Inferred latch for \"GPR\[4\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[2\] top.v(329) " "Inferred latch for \"GPR\[4\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[3\] top.v(329) " "Inferred latch for \"GPR\[4\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[4\] top.v(329) " "Inferred latch for \"GPR\[4\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[5\] top.v(329) " "Inferred latch for \"GPR\[4\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[6\] top.v(329) " "Inferred latch for \"GPR\[4\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[7\] top.v(329) " "Inferred latch for \"GPR\[4\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[8\] top.v(329) " "Inferred latch for \"GPR\[4\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[9\] top.v(329) " "Inferred latch for \"GPR\[4\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[10\] top.v(329) " "Inferred latch for \"GPR\[4\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[11\] top.v(329) " "Inferred latch for \"GPR\[4\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[12\] top.v(329) " "Inferred latch for \"GPR\[4\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[13\] top.v(329) " "Inferred latch for \"GPR\[4\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[14\] top.v(329) " "Inferred latch for \"GPR\[4\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[4\]\[15\] top.v(329) " "Inferred latch for \"GPR\[4\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[0\] top.v(329) " "Inferred latch for \"GPR\[5\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[1\] top.v(329) " "Inferred latch for \"GPR\[5\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[2\] top.v(329) " "Inferred latch for \"GPR\[5\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[3\] top.v(329) " "Inferred latch for \"GPR\[5\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[4\] top.v(329) " "Inferred latch for \"GPR\[5\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[5\] top.v(329) " "Inferred latch for \"GPR\[5\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[6\] top.v(329) " "Inferred latch for \"GPR\[5\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[7\] top.v(329) " "Inferred latch for \"GPR\[5\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[8\] top.v(329) " "Inferred latch for \"GPR\[5\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[9\] top.v(329) " "Inferred latch for \"GPR\[5\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[10\] top.v(329) " "Inferred latch for \"GPR\[5\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[11\] top.v(329) " "Inferred latch for \"GPR\[5\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[12\] top.v(329) " "Inferred latch for \"GPR\[5\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[13\] top.v(329) " "Inferred latch for \"GPR\[5\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[14\] top.v(329) " "Inferred latch for \"GPR\[5\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[5\]\[15\] top.v(329) " "Inferred latch for \"GPR\[5\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[0\] top.v(329) " "Inferred latch for \"GPR\[6\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[1\] top.v(329) " "Inferred latch for \"GPR\[6\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[2\] top.v(329) " "Inferred latch for \"GPR\[6\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[3\] top.v(329) " "Inferred latch for \"GPR\[6\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[4\] top.v(329) " "Inferred latch for \"GPR\[6\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[5\] top.v(329) " "Inferred latch for \"GPR\[6\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[6\] top.v(329) " "Inferred latch for \"GPR\[6\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[7\] top.v(329) " "Inferred latch for \"GPR\[6\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[8\] top.v(329) " "Inferred latch for \"GPR\[6\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[9\] top.v(329) " "Inferred latch for \"GPR\[6\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[10\] top.v(329) " "Inferred latch for \"GPR\[6\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[11\] top.v(329) " "Inferred latch for \"GPR\[6\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[12\] top.v(329) " "Inferred latch for \"GPR\[6\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[13\] top.v(329) " "Inferred latch for \"GPR\[6\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[14\] top.v(329) " "Inferred latch for \"GPR\[6\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[6\]\[15\] top.v(329) " "Inferred latch for \"GPR\[6\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[0\] top.v(329) " "Inferred latch for \"GPR\[7\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[1\] top.v(329) " "Inferred latch for \"GPR\[7\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[2\] top.v(329) " "Inferred latch for \"GPR\[7\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[3\] top.v(329) " "Inferred latch for \"GPR\[7\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[4\] top.v(329) " "Inferred latch for \"GPR\[7\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[5\] top.v(329) " "Inferred latch for \"GPR\[7\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[6\] top.v(329) " "Inferred latch for \"GPR\[7\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[7\] top.v(329) " "Inferred latch for \"GPR\[7\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[8\] top.v(329) " "Inferred latch for \"GPR\[7\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[9\] top.v(329) " "Inferred latch for \"GPR\[7\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[10\] top.v(329) " "Inferred latch for \"GPR\[7\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[11\] top.v(329) " "Inferred latch for \"GPR\[7\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[12\] top.v(329) " "Inferred latch for \"GPR\[7\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[13\] top.v(329) " "Inferred latch for \"GPR\[7\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[14\] top.v(329) " "Inferred latch for \"GPR\[7\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[7\]\[15\] top.v(329) " "Inferred latch for \"GPR\[7\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[0\] top.v(329) " "Inferred latch for \"GPR\[8\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[1\] top.v(329) " "Inferred latch for \"GPR\[8\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[2\] top.v(329) " "Inferred latch for \"GPR\[8\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[3\] top.v(329) " "Inferred latch for \"GPR\[8\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[4\] top.v(329) " "Inferred latch for \"GPR\[8\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[5\] top.v(329) " "Inferred latch for \"GPR\[8\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[6\] top.v(329) " "Inferred latch for \"GPR\[8\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[7\] top.v(329) " "Inferred latch for \"GPR\[8\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[8\] top.v(329) " "Inferred latch for \"GPR\[8\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[9\] top.v(329) " "Inferred latch for \"GPR\[8\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[10\] top.v(329) " "Inferred latch for \"GPR\[8\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[11\] top.v(329) " "Inferred latch for \"GPR\[8\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[12\] top.v(329) " "Inferred latch for \"GPR\[8\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[13\] top.v(329) " "Inferred latch for \"GPR\[8\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[14\] top.v(329) " "Inferred latch for \"GPR\[8\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[8\]\[15\] top.v(329) " "Inferred latch for \"GPR\[8\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[0\] top.v(329) " "Inferred latch for \"GPR\[9\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[1\] top.v(329) " "Inferred latch for \"GPR\[9\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[2\] top.v(329) " "Inferred latch for \"GPR\[9\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[3\] top.v(329) " "Inferred latch for \"GPR\[9\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[4\] top.v(329) " "Inferred latch for \"GPR\[9\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[5\] top.v(329) " "Inferred latch for \"GPR\[9\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[6\] top.v(329) " "Inferred latch for \"GPR\[9\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[7\] top.v(329) " "Inferred latch for \"GPR\[9\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[8\] top.v(329) " "Inferred latch for \"GPR\[9\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[9\] top.v(329) " "Inferred latch for \"GPR\[9\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[10\] top.v(329) " "Inferred latch for \"GPR\[9\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[11\] top.v(329) " "Inferred latch for \"GPR\[9\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[12\] top.v(329) " "Inferred latch for \"GPR\[9\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[13\] top.v(329) " "Inferred latch for \"GPR\[9\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[14\] top.v(329) " "Inferred latch for \"GPR\[9\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[9\]\[15\] top.v(329) " "Inferred latch for \"GPR\[9\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[0\] top.v(329) " "Inferred latch for \"GPR\[10\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[1\] top.v(329) " "Inferred latch for \"GPR\[10\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[2\] top.v(329) " "Inferred latch for \"GPR\[10\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[3\] top.v(329) " "Inferred latch for \"GPR\[10\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[4\] top.v(329) " "Inferred latch for \"GPR\[10\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[5\] top.v(329) " "Inferred latch for \"GPR\[10\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[6\] top.v(329) " "Inferred latch for \"GPR\[10\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[7\] top.v(329) " "Inferred latch for \"GPR\[10\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[8\] top.v(329) " "Inferred latch for \"GPR\[10\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[9\] top.v(329) " "Inferred latch for \"GPR\[10\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[10\] top.v(329) " "Inferred latch for \"GPR\[10\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[11\] top.v(329) " "Inferred latch for \"GPR\[10\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[12\] top.v(329) " "Inferred latch for \"GPR\[10\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[13\] top.v(329) " "Inferred latch for \"GPR\[10\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[14\] top.v(329) " "Inferred latch for \"GPR\[10\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[10\]\[15\] top.v(329) " "Inferred latch for \"GPR\[10\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[0\] top.v(329) " "Inferred latch for \"GPR\[11\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[1\] top.v(329) " "Inferred latch for \"GPR\[11\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[2\] top.v(329) " "Inferred latch for \"GPR\[11\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[3\] top.v(329) " "Inferred latch for \"GPR\[11\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[4\] top.v(329) " "Inferred latch for \"GPR\[11\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[5\] top.v(329) " "Inferred latch for \"GPR\[11\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[6\] top.v(329) " "Inferred latch for \"GPR\[11\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[7\] top.v(329) " "Inferred latch for \"GPR\[11\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[8\] top.v(329) " "Inferred latch for \"GPR\[11\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[9\] top.v(329) " "Inferred latch for \"GPR\[11\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031267 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[10\] top.v(329) " "Inferred latch for \"GPR\[11\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[11\] top.v(329) " "Inferred latch for \"GPR\[11\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[12\] top.v(329) " "Inferred latch for \"GPR\[11\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[13\] top.v(329) " "Inferred latch for \"GPR\[11\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[14\] top.v(329) " "Inferred latch for \"GPR\[11\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[11\]\[15\] top.v(329) " "Inferred latch for \"GPR\[11\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[0\] top.v(329) " "Inferred latch for \"GPR\[12\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[1\] top.v(329) " "Inferred latch for \"GPR\[12\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[2\] top.v(329) " "Inferred latch for \"GPR\[12\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[3\] top.v(329) " "Inferred latch for \"GPR\[12\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[4\] top.v(329) " "Inferred latch for \"GPR\[12\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[5\] top.v(329) " "Inferred latch for \"GPR\[12\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[6\] top.v(329) " "Inferred latch for \"GPR\[12\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[7\] top.v(329) " "Inferred latch for \"GPR\[12\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[8\] top.v(329) " "Inferred latch for \"GPR\[12\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[9\] top.v(329) " "Inferred latch for \"GPR\[12\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[10\] top.v(329) " "Inferred latch for \"GPR\[12\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[11\] top.v(329) " "Inferred latch for \"GPR\[12\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[12\] top.v(329) " "Inferred latch for \"GPR\[12\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[13\] top.v(329) " "Inferred latch for \"GPR\[12\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[14\] top.v(329) " "Inferred latch for \"GPR\[12\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[12\]\[15\] top.v(329) " "Inferred latch for \"GPR\[12\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[0\] top.v(329) " "Inferred latch for \"GPR\[13\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[1\] top.v(329) " "Inferred latch for \"GPR\[13\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[2\] top.v(329) " "Inferred latch for \"GPR\[13\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[3\] top.v(329) " "Inferred latch for \"GPR\[13\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[4\] top.v(329) " "Inferred latch for \"GPR\[13\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[5\] top.v(329) " "Inferred latch for \"GPR\[13\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[6\] top.v(329) " "Inferred latch for \"GPR\[13\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[7\] top.v(329) " "Inferred latch for \"GPR\[13\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[8\] top.v(329) " "Inferred latch for \"GPR\[13\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[9\] top.v(329) " "Inferred latch for \"GPR\[13\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[10\] top.v(329) " "Inferred latch for \"GPR\[13\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[11\] top.v(329) " "Inferred latch for \"GPR\[13\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[12\] top.v(329) " "Inferred latch for \"GPR\[13\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[13\] top.v(329) " "Inferred latch for \"GPR\[13\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[14\] top.v(329) " "Inferred latch for \"GPR\[13\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[13\]\[15\] top.v(329) " "Inferred latch for \"GPR\[13\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[0\] top.v(329) " "Inferred latch for \"GPR\[14\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[1\] top.v(329) " "Inferred latch for \"GPR\[14\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[2\] top.v(329) " "Inferred latch for \"GPR\[14\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[3\] top.v(329) " "Inferred latch for \"GPR\[14\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[4\] top.v(329) " "Inferred latch for \"GPR\[14\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[5\] top.v(329) " "Inferred latch for \"GPR\[14\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[6\] top.v(329) " "Inferred latch for \"GPR\[14\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031283 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[7\] top.v(329) " "Inferred latch for \"GPR\[14\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[8\] top.v(329) " "Inferred latch for \"GPR\[14\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[9\] top.v(329) " "Inferred latch for \"GPR\[14\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[10\] top.v(329) " "Inferred latch for \"GPR\[14\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[11\] top.v(329) " "Inferred latch for \"GPR\[14\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[12\] top.v(329) " "Inferred latch for \"GPR\[14\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[13\] top.v(329) " "Inferred latch for \"GPR\[14\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[14\] top.v(329) " "Inferred latch for \"GPR\[14\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[14\]\[15\] top.v(329) " "Inferred latch for \"GPR\[14\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[0\] top.v(329) " "Inferred latch for \"GPR\[15\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[1\] top.v(329) " "Inferred latch for \"GPR\[15\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[2\] top.v(329) " "Inferred latch for \"GPR\[15\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[3\] top.v(329) " "Inferred latch for \"GPR\[15\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[4\] top.v(329) " "Inferred latch for \"GPR\[15\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[5\] top.v(329) " "Inferred latch for \"GPR\[15\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[6\] top.v(329) " "Inferred latch for \"GPR\[15\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[7\] top.v(329) " "Inferred latch for \"GPR\[15\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031288 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[8\] top.v(329) " "Inferred latch for \"GPR\[15\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031290 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[9\] top.v(329) " "Inferred latch for \"GPR\[15\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031290 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[10\] top.v(329) " "Inferred latch for \"GPR\[15\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031290 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[11\] top.v(329) " "Inferred latch for \"GPR\[15\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031290 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[12\] top.v(329) " "Inferred latch for \"GPR\[15\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[13\] top.v(329) " "Inferred latch for \"GPR\[15\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[14\] top.v(329) " "Inferred latch for \"GPR\[15\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[15\]\[15\] top.v(329) " "Inferred latch for \"GPR\[15\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[0\] top.v(329) " "Inferred latch for \"GPR\[16\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[1\] top.v(329) " "Inferred latch for \"GPR\[16\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[2\] top.v(329) " "Inferred latch for \"GPR\[16\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[3\] top.v(329) " "Inferred latch for \"GPR\[16\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[4\] top.v(329) " "Inferred latch for \"GPR\[16\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[5\] top.v(329) " "Inferred latch for \"GPR\[16\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[6\] top.v(329) " "Inferred latch for \"GPR\[16\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[7\] top.v(329) " "Inferred latch for \"GPR\[16\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[8\] top.v(329) " "Inferred latch for \"GPR\[16\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[9\] top.v(329) " "Inferred latch for \"GPR\[16\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[10\] top.v(329) " "Inferred latch for \"GPR\[16\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[11\] top.v(329) " "Inferred latch for \"GPR\[16\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[12\] top.v(329) " "Inferred latch for \"GPR\[16\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[13\] top.v(329) " "Inferred latch for \"GPR\[16\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[14\] top.v(329) " "Inferred latch for \"GPR\[16\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[16\]\[15\] top.v(329) " "Inferred latch for \"GPR\[16\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[0\] top.v(329) " "Inferred latch for \"GPR\[17\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[1\] top.v(329) " "Inferred latch for \"GPR\[17\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[2\] top.v(329) " "Inferred latch for \"GPR\[17\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[3\] top.v(329) " "Inferred latch for \"GPR\[17\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[4\] top.v(329) " "Inferred latch for \"GPR\[17\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[5\] top.v(329) " "Inferred latch for \"GPR\[17\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031291 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[6\] top.v(329) " "Inferred latch for \"GPR\[17\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[7\] top.v(329) " "Inferred latch for \"GPR\[17\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[8\] top.v(329) " "Inferred latch for \"GPR\[17\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[9\] top.v(329) " "Inferred latch for \"GPR\[17\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[10\] top.v(329) " "Inferred latch for \"GPR\[17\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[11\] top.v(329) " "Inferred latch for \"GPR\[17\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[12\] top.v(329) " "Inferred latch for \"GPR\[17\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[13\] top.v(329) " "Inferred latch for \"GPR\[17\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031294 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[14\] top.v(329) " "Inferred latch for \"GPR\[17\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[17\]\[15\] top.v(329) " "Inferred latch for \"GPR\[17\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[0\] top.v(329) " "Inferred latch for \"GPR\[18\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[1\] top.v(329) " "Inferred latch for \"GPR\[18\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[2\] top.v(329) " "Inferred latch for \"GPR\[18\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[3\] top.v(329) " "Inferred latch for \"GPR\[18\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[4\] top.v(329) " "Inferred latch for \"GPR\[18\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[5\] top.v(329) " "Inferred latch for \"GPR\[18\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[6\] top.v(329) " "Inferred latch for \"GPR\[18\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[7\] top.v(329) " "Inferred latch for \"GPR\[18\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031295 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[8\] top.v(329) " "Inferred latch for \"GPR\[18\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[9\] top.v(329) " "Inferred latch for \"GPR\[18\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[10\] top.v(329) " "Inferred latch for \"GPR\[18\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[11\] top.v(329) " "Inferred latch for \"GPR\[18\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[12\] top.v(329) " "Inferred latch for \"GPR\[18\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[13\] top.v(329) " "Inferred latch for \"GPR\[18\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[14\] top.v(329) " "Inferred latch for \"GPR\[18\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[18\]\[15\] top.v(329) " "Inferred latch for \"GPR\[18\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[0\] top.v(329) " "Inferred latch for \"GPR\[19\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031296 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[1\] top.v(329) " "Inferred latch for \"GPR\[19\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[2\] top.v(329) " "Inferred latch for \"GPR\[19\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[3\] top.v(329) " "Inferred latch for \"GPR\[19\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[4\] top.v(329) " "Inferred latch for \"GPR\[19\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[5\] top.v(329) " "Inferred latch for \"GPR\[19\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[6\] top.v(329) " "Inferred latch for \"GPR\[19\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[7\] top.v(329) " "Inferred latch for \"GPR\[19\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[8\] top.v(329) " "Inferred latch for \"GPR\[19\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[9\] top.v(329) " "Inferred latch for \"GPR\[19\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[10\] top.v(329) " "Inferred latch for \"GPR\[19\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[11\] top.v(329) " "Inferred latch for \"GPR\[19\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[12\] top.v(329) " "Inferred latch for \"GPR\[19\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[13\] top.v(329) " "Inferred latch for \"GPR\[19\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031297 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[14\] top.v(329) " "Inferred latch for \"GPR\[19\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[19\]\[15\] top.v(329) " "Inferred latch for \"GPR\[19\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[0\] top.v(329) " "Inferred latch for \"GPR\[20\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[1\] top.v(329) " "Inferred latch for \"GPR\[20\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[2\] top.v(329) " "Inferred latch for \"GPR\[20\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[3\] top.v(329) " "Inferred latch for \"GPR\[20\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031299 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[4\] top.v(329) " "Inferred latch for \"GPR\[20\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[5\] top.v(329) " "Inferred latch for \"GPR\[20\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[6\] top.v(329) " "Inferred latch for \"GPR\[20\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[7\] top.v(329) " "Inferred latch for \"GPR\[20\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[8\] top.v(329) " "Inferred latch for \"GPR\[20\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[9\] top.v(329) " "Inferred latch for \"GPR\[20\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[10\] top.v(329) " "Inferred latch for \"GPR\[20\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031300 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[11\] top.v(329) " "Inferred latch for \"GPR\[20\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[12\] top.v(329) " "Inferred latch for \"GPR\[20\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[13\] top.v(329) " "Inferred latch for \"GPR\[20\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[14\] top.v(329) " "Inferred latch for \"GPR\[20\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[20\]\[15\] top.v(329) " "Inferred latch for \"GPR\[20\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[0\] top.v(329) " "Inferred latch for \"GPR\[21\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[1\] top.v(329) " "Inferred latch for \"GPR\[21\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[2\] top.v(329) " "Inferred latch for \"GPR\[21\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031301 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[3\] top.v(329) " "Inferred latch for \"GPR\[21\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[4\] top.v(329) " "Inferred latch for \"GPR\[21\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[5\] top.v(329) " "Inferred latch for \"GPR\[21\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[6\] top.v(329) " "Inferred latch for \"GPR\[21\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[7\] top.v(329) " "Inferred latch for \"GPR\[21\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[8\] top.v(329) " "Inferred latch for \"GPR\[21\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[9\] top.v(329) " "Inferred latch for \"GPR\[21\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[10\] top.v(329) " "Inferred latch for \"GPR\[21\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[11\] top.v(329) " "Inferred latch for \"GPR\[21\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[12\] top.v(329) " "Inferred latch for \"GPR\[21\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[13\] top.v(329) " "Inferred latch for \"GPR\[21\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[14\] top.v(329) " "Inferred latch for \"GPR\[21\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[21\]\[15\] top.v(329) " "Inferred latch for \"GPR\[21\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[0\] top.v(329) " "Inferred latch for \"GPR\[22\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[1\] top.v(329) " "Inferred latch for \"GPR\[22\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031302 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[2\] top.v(329) " "Inferred latch for \"GPR\[22\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[3\] top.v(329) " "Inferred latch for \"GPR\[22\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[4\] top.v(329) " "Inferred latch for \"GPR\[22\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[5\] top.v(329) " "Inferred latch for \"GPR\[22\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[6\] top.v(329) " "Inferred latch for \"GPR\[22\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[7\] top.v(329) " "Inferred latch for \"GPR\[22\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[8\] top.v(329) " "Inferred latch for \"GPR\[22\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[9\] top.v(329) " "Inferred latch for \"GPR\[22\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[10\] top.v(329) " "Inferred latch for \"GPR\[22\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031303 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[11\] top.v(329) " "Inferred latch for \"GPR\[22\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[12\] top.v(329) " "Inferred latch for \"GPR\[22\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[13\] top.v(329) " "Inferred latch for \"GPR\[22\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[14\] top.v(329) " "Inferred latch for \"GPR\[22\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[22\]\[15\] top.v(329) " "Inferred latch for \"GPR\[22\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[0\] top.v(329) " "Inferred latch for \"GPR\[23\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[1\] top.v(329) " "Inferred latch for \"GPR\[23\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[2\] top.v(329) " "Inferred latch for \"GPR\[23\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[3\] top.v(329) " "Inferred latch for \"GPR\[23\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031304 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[4\] top.v(329) " "Inferred latch for \"GPR\[23\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[5\] top.v(329) " "Inferred latch for \"GPR\[23\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[6\] top.v(329) " "Inferred latch for \"GPR\[23\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[7\] top.v(329) " "Inferred latch for \"GPR\[23\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[8\] top.v(329) " "Inferred latch for \"GPR\[23\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[9\] top.v(329) " "Inferred latch for \"GPR\[23\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[10\] top.v(329) " "Inferred latch for \"GPR\[23\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[11\] top.v(329) " "Inferred latch for \"GPR\[23\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[12\] top.v(329) " "Inferred latch for \"GPR\[23\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[13\] top.v(329) " "Inferred latch for \"GPR\[23\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[14\] top.v(329) " "Inferred latch for \"GPR\[23\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[23\]\[15\] top.v(329) " "Inferred latch for \"GPR\[23\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[0\] top.v(329) " "Inferred latch for \"GPR\[24\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[1\] top.v(329) " "Inferred latch for \"GPR\[24\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[2\] top.v(329) " "Inferred latch for \"GPR\[24\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[3\] top.v(329) " "Inferred latch for \"GPR\[24\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[4\] top.v(329) " "Inferred latch for \"GPR\[24\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[5\] top.v(329) " "Inferred latch for \"GPR\[24\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[6\] top.v(329) " "Inferred latch for \"GPR\[24\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031306 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[7\] top.v(329) " "Inferred latch for \"GPR\[24\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[8\] top.v(329) " "Inferred latch for \"GPR\[24\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[9\] top.v(329) " "Inferred latch for \"GPR\[24\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[10\] top.v(329) " "Inferred latch for \"GPR\[24\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[11\] top.v(329) " "Inferred latch for \"GPR\[24\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[12\] top.v(329) " "Inferred latch for \"GPR\[24\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[13\] top.v(329) " "Inferred latch for \"GPR\[24\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[14\] top.v(329) " "Inferred latch for \"GPR\[24\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[24\]\[15\] top.v(329) " "Inferred latch for \"GPR\[24\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[0\] top.v(329) " "Inferred latch for \"GPR\[25\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[1\] top.v(329) " "Inferred latch for \"GPR\[25\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[2\] top.v(329) " "Inferred latch for \"GPR\[25\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[3\] top.v(329) " "Inferred latch for \"GPR\[25\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[4\] top.v(329) " "Inferred latch for \"GPR\[25\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[5\] top.v(329) " "Inferred latch for \"GPR\[25\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[6\] top.v(329) " "Inferred latch for \"GPR\[25\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[7\] top.v(329) " "Inferred latch for \"GPR\[25\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[8\] top.v(329) " "Inferred latch for \"GPR\[25\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[9\] top.v(329) " "Inferred latch for \"GPR\[25\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[10\] top.v(329) " "Inferred latch for \"GPR\[25\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[11\] top.v(329) " "Inferred latch for \"GPR\[25\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[12\] top.v(329) " "Inferred latch for \"GPR\[25\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[13\] top.v(329) " "Inferred latch for \"GPR\[25\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[14\] top.v(329) " "Inferred latch for \"GPR\[25\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[25\]\[15\] top.v(329) " "Inferred latch for \"GPR\[25\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[0\] top.v(329) " "Inferred latch for \"GPR\[26\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031307 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[1\] top.v(329) " "Inferred latch for \"GPR\[26\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[2\] top.v(329) " "Inferred latch for \"GPR\[26\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[3\] top.v(329) " "Inferred latch for \"GPR\[26\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[4\] top.v(329) " "Inferred latch for \"GPR\[26\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[5\] top.v(329) " "Inferred latch for \"GPR\[26\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[6\] top.v(329) " "Inferred latch for \"GPR\[26\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[7\] top.v(329) " "Inferred latch for \"GPR\[26\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[8\] top.v(329) " "Inferred latch for \"GPR\[26\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[9\] top.v(329) " "Inferred latch for \"GPR\[26\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[10\] top.v(329) " "Inferred latch for \"GPR\[26\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[11\] top.v(329) " "Inferred latch for \"GPR\[26\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[12\] top.v(329) " "Inferred latch for \"GPR\[26\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[13\] top.v(329) " "Inferred latch for \"GPR\[26\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[14\] top.v(329) " "Inferred latch for \"GPR\[26\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[26\]\[15\] top.v(329) " "Inferred latch for \"GPR\[26\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[0\] top.v(329) " "Inferred latch for \"GPR\[27\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[1\] top.v(329) " "Inferred latch for \"GPR\[27\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[2\] top.v(329) " "Inferred latch for \"GPR\[27\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[3\] top.v(329) " "Inferred latch for \"GPR\[27\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[4\] top.v(329) " "Inferred latch for \"GPR\[27\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[5\] top.v(329) " "Inferred latch for \"GPR\[27\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[6\] top.v(329) " "Inferred latch for \"GPR\[27\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[7\] top.v(329) " "Inferred latch for \"GPR\[27\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[8\] top.v(329) " "Inferred latch for \"GPR\[27\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[9\] top.v(329) " "Inferred latch for \"GPR\[27\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[10\] top.v(329) " "Inferred latch for \"GPR\[27\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[11\] top.v(329) " "Inferred latch for \"GPR\[27\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[12\] top.v(329) " "Inferred latch for \"GPR\[27\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[13\] top.v(329) " "Inferred latch for \"GPR\[27\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[14\] top.v(329) " "Inferred latch for \"GPR\[27\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[27\]\[15\] top.v(329) " "Inferred latch for \"GPR\[27\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[0\] top.v(329) " "Inferred latch for \"GPR\[28\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[1\] top.v(329) " "Inferred latch for \"GPR\[28\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[2\] top.v(329) " "Inferred latch for \"GPR\[28\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[3\] top.v(329) " "Inferred latch for \"GPR\[28\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[4\] top.v(329) " "Inferred latch for \"GPR\[28\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[5\] top.v(329) " "Inferred latch for \"GPR\[28\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[6\] top.v(329) " "Inferred latch for \"GPR\[28\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[7\] top.v(329) " "Inferred latch for \"GPR\[28\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[8\] top.v(329) " "Inferred latch for \"GPR\[28\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031308 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[9\] top.v(329) " "Inferred latch for \"GPR\[28\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[10\] top.v(329) " "Inferred latch for \"GPR\[28\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[11\] top.v(329) " "Inferred latch for \"GPR\[28\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[12\] top.v(329) " "Inferred latch for \"GPR\[28\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[13\] top.v(329) " "Inferred latch for \"GPR\[28\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[14\] top.v(329) " "Inferred latch for \"GPR\[28\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[28\]\[15\] top.v(329) " "Inferred latch for \"GPR\[28\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[0\] top.v(329) " "Inferred latch for \"GPR\[29\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[1\] top.v(329) " "Inferred latch for \"GPR\[29\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[2\] top.v(329) " "Inferred latch for \"GPR\[29\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[3\] top.v(329) " "Inferred latch for \"GPR\[29\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[4\] top.v(329) " "Inferred latch for \"GPR\[29\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[5\] top.v(329) " "Inferred latch for \"GPR\[29\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[6\] top.v(329) " "Inferred latch for \"GPR\[29\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[7\] top.v(329) " "Inferred latch for \"GPR\[29\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[8\] top.v(329) " "Inferred latch for \"GPR\[29\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[9\] top.v(329) " "Inferred latch for \"GPR\[29\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[10\] top.v(329) " "Inferred latch for \"GPR\[29\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[11\] top.v(329) " "Inferred latch for \"GPR\[29\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[12\] top.v(329) " "Inferred latch for \"GPR\[29\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[13\] top.v(329) " "Inferred latch for \"GPR\[29\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031311 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[14\] top.v(329) " "Inferred latch for \"GPR\[29\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[29\]\[15\] top.v(329) " "Inferred latch for \"GPR\[29\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[0\] top.v(329) " "Inferred latch for \"GPR\[30\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[1\] top.v(329) " "Inferred latch for \"GPR\[30\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[2\] top.v(329) " "Inferred latch for \"GPR\[30\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[3\] top.v(329) " "Inferred latch for \"GPR\[30\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[4\] top.v(329) " "Inferred latch for \"GPR\[30\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[5\] top.v(329) " "Inferred latch for \"GPR\[30\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[6\] top.v(329) " "Inferred latch for \"GPR\[30\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[7\] top.v(329) " "Inferred latch for \"GPR\[30\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[8\] top.v(329) " "Inferred latch for \"GPR\[30\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[9\] top.v(329) " "Inferred latch for \"GPR\[30\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[10\] top.v(329) " "Inferred latch for \"GPR\[30\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[11\] top.v(329) " "Inferred latch for \"GPR\[30\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[12\] top.v(329) " "Inferred latch for \"GPR\[30\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[13\] top.v(329) " "Inferred latch for \"GPR\[30\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[14\] top.v(329) " "Inferred latch for \"GPR\[30\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[30\]\[15\] top.v(329) " "Inferred latch for \"GPR\[30\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[0\] top.v(329) " "Inferred latch for \"GPR\[31\]\[0\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[1\] top.v(329) " "Inferred latch for \"GPR\[31\]\[1\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[2\] top.v(329) " "Inferred latch for \"GPR\[31\]\[2\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[3\] top.v(329) " "Inferred latch for \"GPR\[31\]\[3\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[4\] top.v(329) " "Inferred latch for \"GPR\[31\]\[4\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[5\] top.v(329) " "Inferred latch for \"GPR\[31\]\[5\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[6\] top.v(329) " "Inferred latch for \"GPR\[31\]\[6\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[7\] top.v(329) " "Inferred latch for \"GPR\[31\]\[7\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[8\] top.v(329) " "Inferred latch for \"GPR\[31\]\[8\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[9\] top.v(329) " "Inferred latch for \"GPR\[31\]\[9\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[10\] top.v(329) " "Inferred latch for \"GPR\[31\]\[10\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[11\] top.v(329) " "Inferred latch for \"GPR\[31\]\[11\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[12\] top.v(329) " "Inferred latch for \"GPR\[31\]\[12\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[13\] top.v(329) " "Inferred latch for \"GPR\[31\]\[13\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[14\] top.v(329) " "Inferred latch for \"GPR\[31\]\[14\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GPR\[31\]\[15\] top.v(329) " "Inferred latch for \"GPR\[31\]\[15\]\" at top.v(329)" {  } { { "top.v" "" { Text "D:/Udemy_Processor_Course/verilog_code/top.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1714020031312 "|top"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714020031804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:10:31 2024 " "Processing ended: Thu Apr 25 10:10:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714020031804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714020031804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714020031804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1714020031804 ""}
