setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> set flow 'fpcor'
'fpcor'
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {1000 800}
1000 800
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/vpamidi/common/Desktop/final_prj_team_10/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/vpamidi/common/Desktop/final_prj_team_10/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/vpamidi/common/Desktop/final_prj_team_10/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:00.79, CPU = 00:00:00.75
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test scan atspeed funcu} {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                #foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_cap atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_cap scan Cmax}  }
foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} }  {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
if [ regexp "max_capture" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
                }
if [ regexp "min_scan" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
                }
if [ regexp "min_capture" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
                }
if [ regexp "min_shift" $corner_name ] {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
                }
}

}
         
        
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 6.0  -waveform {0 3.00}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 6.0  -waveform {0 3.00}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/vpamidi/common/Desktop/final_prj_team_10/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 47.60%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-28 10:15:13 / Session: 0.01 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.01s 00:00:00.05e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.59u 00:00:00.00s 00:00:00.59e: 
Total Pin Placement CPU Time: 00:00:00.66u 00:00:00.01s 00:00:00.67e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-28 10:15:14 / Session: 0.02 hr / Command: 0.00 hr / Memory: 462 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sun May 28 10:15:16 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/vpamidi/common/Desktop/final_prj_team_10/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-28 10:15:16 / Session: 0.02 hr / Command: 0.00 hr / Memory: 467 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.10u 00:00:00.00s 00:00:00.10e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,1021.53,820.89)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   54  Proc 2319 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 2319 
Average gCell capacity  61.62    on layer (1)    M1
Average gCell capacity  63.05    on layer (2)    M2
Average gCell capacity  31.23    on layer (3)    M3
Average gCell capacity  31.92    on layer (4)    M4
Average gCell capacity  15.70    on layer (5)    M5
Average gCell capacity  21.29    on layer (6)    M6
Average gCell capacity  10.56    on layer (7)    M7
Average gCell capacity  10.65    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.56         on layer (1)    M1
Average number of tracks per gCell 85.22         on layer (2)    M2
Average number of tracks per gCell 42.30         on layer (3)    M3
Average number of tracks per gCell 42.62         on layer (4)    M4
Average number of tracks per gCell 21.17         on layer (5)    M5
Average number of tracks per gCell 21.33         on layer (6)    M6
Average number of tracks per gCell 10.59         on layer (7)    M7
Average number of tracks per gCell 10.67         on layer (8)    M8
Average number of tracks per gCell 5.31  on layer (9)    M9
Average number of tracks per gCell 2.67  on layer (10)   MRDL
Number of gCells = 50560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   31 
[End of Build Congestion map] Total (MB): Used   54  Alloctr   55  Proc 2351 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc   31 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 2351 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   66  Alloctr   67  Proc 2351 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 709.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 517.83
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 191.64
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 379
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 189
Initial. Via VIA56SQ_C count = 190
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   31 
[End of Whole Chip Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   18  Alloctr   17  Proc   34 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   34 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2351 
CPU Time for Global Route: 00:00:01.38u 00:00:00.04s 00:00:01.45e: 
Number of block ports: 241
Number of block pin locations assigned from router: 191
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.12u 00:00:00.00s 00:00:00.12e: 
Total Pin Placement CPU Time: 00:00:01.64u 00:00:00.05s 00:00:01.71e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-28 10:15:17 / Session: 0.02 hr / Command: 0.00 hr / Memory: 541 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 323 wires for strategy mesh_strat.
Checking DRC for 323 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 323 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 124 wires for strategy lmesh_strat.
Checking DRC for 124 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 562 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 12338
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12338 stacked vias for strategy mesh_strat.
Checking DRC for 12338 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 2071 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 2087 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52535 stacked vias.
Checking DRC for 52535 stacked vias:0% 