# //  Questa Sim
# //  Version 2021.2_2 linux Jun 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -do "run -all" tb_top 
# Start time: 13:40:28 on Feb 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# run -all
# ** Note: $finish    : top_tb.sv(76)
#    Time: 100 ns  Iteration: 0  Instance: /tb_top
# 1
# Break at top_tb.sv line 76
# Loading project MS1
# Compile of nn_node.sv was successful.
# Compile of top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb_top -vopt -voptargs=+acc
# End time: 13:43:03 on Feb 15,2022, Elapsed time: 0:02:35
# Errors: 0, Warnings: 2
# vsim work.tb_top -vopt -voptargs="+acc" 
# Start time: 13:43:03 on Feb 15,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.nn_node(fast)
add wave -position insertpoint sim:/tb_top/DUT0/*
add wave -position insertpoint sim:/tb_top/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_top(fast)
# Loading work.nn_node(fast)
run -all
# ** Note: $finish    : /filespace/b/belatikar/ece755/gnn-accelerator/rtl/MS1/top_tb.sv(76)
#    Time: 100 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at /filespace/b/belatikar/ece755/gnn-accelerator/rtl/MS1/top_tb.sv line 76
