#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014f81e712b0 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v0000014f81ff67a0_0 .var "CLK", 0 0;
v0000014f81ff58a0_0 .net "LEDS", 31 0, L_0000014f81e78590;  1 drivers
L_0000014f81ff6a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014f81ff5da0_0 .net "RESET", 0 0, L_0000014f81ff6a08;  1 drivers
v0000014f81ff5440_0 .net "clk", 0 0, L_0000014f81ff5120;  1 drivers
v0000014f81ff5f80_0 .var "prev_LEDS", 31 0;
S_0000014f81e71440 .scope module, "divide" "clock_divider" 2 10, 3 186 0, S_0000014f81e712b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_0000014f81f793f0 .param/l "DIV" 0 3 191, +C4<00000000000000000000000000010010>;
v0000014f81f72bc0_0 .net "CLK", 0 0, v0000014f81ff67a0_0;  1 drivers
v0000014f81f71900_0 .net "RESET", 0 0, L_0000014f81ff6a08;  alias, 1 drivers
v0000014f81f71cc0_0 .net "dCLK", 0 0, L_0000014f81ff5120;  alias, 1 drivers
v0000014f81f71fe0_0 .var "divided_clk", 18 0;
E_0000014f81f78970 .event posedge, v0000014f81f72bc0_0;
L_0000014f81ff5120 .part v0000014f81f71fe0_0, 18, 1;
S_0000014f81e70db0 .scope module, "test" "SOC" 2 16, 3 1 0, S_0000014f81e712b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_0000014f81fe00a0 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0000014f81fe00d8 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0000014f81fe0110 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0000014f81fe0148 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0000014f81fe0180 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0000014f81fe01b8 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0000014f81fe01f0 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0000014f81fe0228 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0000014f81fe0260 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0000014f81fe0298 .param/l "decode" 1 3 15, +C4<00000000000000000000000000000001>;
P_0000014f81fe02d0 .param/l "execute" 1 3 16, +C4<00000000000000000000000000000010>;
P_0000014f81fe0308 .param/l "fetch" 1 3 14, +C4<00000000000000000000000000000000>;
P_0000014f81fe0340 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0000014f81fe0378 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0000014f81fe03b0 .param/l "memory" 1 3 17, +C4<00000000000000000000000000000011>;
P_0000014f81fe03e8 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0000014f81fe0420 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0000014f81fe0458 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0000014f81fe0490 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0000014f81fe04c8 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0000014f81fe0500 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0000014f81fe0538 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0000014f81fe0570 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0000014f81fe05a8 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0000014f81fe05e0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0000014f81fe0618 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0000014f81fe0650 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0000014f81fe0688 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0000014f81fe06c0 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0000014f81fe06f8 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0000014f81fe0730 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0000014f81fe0768 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0000014f81fe07a0 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0000014f81fe07d8 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0000014f81fe0810 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0000014f81fe0848 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0000014f81fe0880 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0000014f81fe08b8 .param/l "writeback" 1 3 18, +C4<00000000000000000000000000000100>;
P_0000014f81fe08f0 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0000014f81fe0928 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0000014f81fe0960 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0000014f81fe0998 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0000014f81fe09d0 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0000014f81fe0a08 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0000014f81fe0a40 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0000014f81fe0a78 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0000014f81fe0ab0 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0000014f81fe0ae8 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0000014f81fe0b20 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0000014f81fe0b58 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0000014f81fe0b90 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0000014f81fe0bc8 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0000014f81fe0c00 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0000014f81fe0c38 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0000014f81fe0c70 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0000014f81fe0ca8 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0000014f81fe0ce0 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0000014f81fe0d18 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0000014f81fe0d50 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0000014f81fe0d88 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0000014f81fe0dc0 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0000014f81fe0df8 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0000014f81fe0e30 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0000014f81fe0e68 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0000014f81fe0ea0 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0000014f81fe0ed8 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0000014f81fe0f10 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0000014f81fe0f48 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0000014f81fe0f80 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0000014f81fe0fb8 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0000014f81fe0ff0 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_0000014f81e78750 .functor BUFZ 32, v0000014f81ff1ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014f81e78590 .functor BUFZ 32, v0000014f81ff1510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014f81e78360 .functor OR 1, L_0000014f81ff5e40, L_0000014f81ff5080, C4<0>, C4<0>;
L_0000014f81e79240 .functor AND 1, L_0000014f81e78360, L_0000014f81ff4fe0, C4<1>, C4<1>;
L_0000014f81e78830 .functor BUFZ 1, L_0000014f81ff5080, C4<0>, C4<0>, C4<0>;
v0000014f81ff1f10_0 .net "ALU_I", 0 0, L_0000014f81ff5e40;  1 drivers
v0000014f81ff1650_0 .net "ALUimm_I", 0 0, L_0000014f81ff5080;  1 drivers
v0000014f81ff1330_0 .var/i "ASMerror", 31 0;
v0000014f81ff1010_0 .net "AUIPC_I", 0 0, L_0000014f81ff54e0;  1 drivers
v0000014f81ff16f0_0 .net "CLK", 0 0, L_0000014f81ff5120;  alias, 1 drivers
v0000014f81ff1970_0 .net "JALR_I", 0 0, L_0000014f81ff4b80;  1 drivers
v0000014f81ff15b0_0 .net "JAL_I", 0 0, L_0000014f81ff68e0;  1 drivers
v0000014f81ff1470_0 .net "LEDS", 31 0, L_0000014f81e78590;  alias, 1 drivers
v0000014f81ff1510_0 .var "LEDSoutput", 31 0;
v0000014f81ff10b0_0 .net "LUI_I", 0 0, L_0000014f81ff59e0;  1 drivers
v0000014f81ff0bb0 .array "MEM", 255 0, 31 0;
v0000014f81ff18d0_0 .var "PC", 31 0;
v0000014f81ff1a10_0 .net "RESET", 0 0, L_0000014f81ff6a08;  alias, 1 drivers
v0000014f81ff0930_0 .net *"_ivl_100", 19 0, L_0000014f81ff4f40;  1 drivers
v0000014f81ff1b50_0 .net *"_ivl_103", 11 0, L_0000014f81ff63e0;  1 drivers
v0000014f81ff2050_0 .net *"_ivl_107", 19 0, L_0000014f81ff5760;  1 drivers
L_0000014f81ff6e40 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000014f81ff1bf0_0 .net/2u *"_ivl_108", 11 0, L_0000014f81ff6e40;  1 drivers
L_0000014f81ff6a50 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014f81ff0cf0_0 .net *"_ivl_11", 28 0, L_0000014f81ff6a50;  1 drivers
v0000014f81ff1c90_0 .net *"_ivl_113", 0 0, L_0000014f81ff5b20;  1 drivers
v0000014f81ff1d30_0 .net *"_ivl_114", 19 0, L_0000014f81ff5c60;  1 drivers
v0000014f81ff1dd0_0 .net *"_ivl_117", 6 0, L_0000014f8204f6b0;  1 drivers
v0000014f81ff24b0_0 .net *"_ivl_119", 4 0, L_0000014f8204ee90;  1 drivers
L_0000014f81ff6a98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000014f81ff0d90_0 .net/2u *"_ivl_12", 31 0, L_0000014f81ff6a98;  1 drivers
v0000014f81ff0610_0 .net *"_ivl_123", 0 0, L_0000014f820501f0;  1 drivers
v0000014f81ff0e30_0 .net *"_ivl_124", 19 0, L_0000014f8204f750;  1 drivers
v0000014f81ff06b0_0 .net *"_ivl_127", 0 0, L_0000014f8204f7f0;  1 drivers
v0000014f81ff0750_0 .net *"_ivl_129", 5 0, L_0000014f82050c90;  1 drivers
v0000014f81ff1150_0 .net *"_ivl_131", 3 0, L_0000014f8204fa70;  1 drivers
L_0000014f81ff6e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014f81ff09d0_0 .net/2u *"_ivl_132", 0 0, L_0000014f81ff6e88;  1 drivers
v0000014f81ff11f0_0 .net *"_ivl_137", 0 0, L_0000014f820506f0;  1 drivers
v0000014f81ff3660_0 .net *"_ivl_138", 11 0, L_0000014f8204f430;  1 drivers
v0000014f81ff3160_0 .net *"_ivl_14", 0 0, L_0000014f81ff4fe0;  1 drivers
v0000014f81ff3700_0 .net *"_ivl_141", 7 0, L_0000014f82050290;  1 drivers
v0000014f81ff2a80_0 .net *"_ivl_143", 0 0, L_0000014f82050330;  1 drivers
v0000014f81ff3a20_0 .net *"_ivl_145", 9 0, L_0000014f8204ef30;  1 drivers
L_0000014f81ff6ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014f81ff2c60_0 .net/2u *"_ivl_146", 0 0, L_0000014f81ff6ed0;  1 drivers
v0000014f81ff3ac0_0 .net *"_ivl_23", 6 0, L_0000014f81ff4cc0;  1 drivers
L_0000014f81ff6b28 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000014f81ff3d40_0 .net/2u *"_ivl_24", 6 0, L_0000014f81ff6b28;  1 drivers
v0000014f81ff4240_0 .net *"_ivl_29", 6 0, L_0000014f81ff6660;  1 drivers
L_0000014f81ff6b70 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000014f81ff2b20_0 .net/2u *"_ivl_30", 6 0, L_0000014f81ff6b70;  1 drivers
v0000014f81ff2e40_0 .net *"_ivl_35", 6 0, L_0000014f81ff6020;  1 drivers
L_0000014f81ff6bb8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000014f81ff38e0_0 .net/2u *"_ivl_36", 6 0, L_0000014f81ff6bb8;  1 drivers
v0000014f81ff2ee0_0 .net *"_ivl_41", 6 0, L_0000014f81ff5a80;  1 drivers
L_0000014f81ff6c00 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000014f81ff3980_0 .net/2u *"_ivl_42", 6 0, L_0000014f81ff6c00;  1 drivers
v0000014f81ff32a0_0 .net *"_ivl_47", 6 0, L_0000014f81ff5bc0;  1 drivers
L_0000014f81ff6c48 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff3e80_0 .net/2u *"_ivl_48", 6 0, L_0000014f81ff6c48;  1 drivers
v0000014f81ff2760_0 .net *"_ivl_53", 6 0, L_0000014f81ff5d00;  1 drivers
L_0000014f81ff6c90 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff4420_0 .net/2u *"_ivl_54", 6 0, L_0000014f81ff6c90;  1 drivers
v0000014f81ff2bc0_0 .net *"_ivl_59", 6 0, L_0000014f81ff65c0;  1 drivers
L_0000014f81ff6cd8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff3340_0 .net/2u *"_ivl_60", 6 0, L_0000014f81ff6cd8;  1 drivers
v0000014f81ff3b60_0 .net *"_ivl_65", 6 0, L_0000014f81ff60c0;  1 drivers
L_0000014f81ff6d20 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff41a0_0 .net/2u *"_ivl_66", 6 0, L_0000014f81ff6d20;  1 drivers
v0000014f81ff3840_0 .net *"_ivl_7", 0 0, L_0000014f81e78360;  1 drivers
v0000014f81ff2f80_0 .net *"_ivl_71", 6 0, L_0000014f81ff4c20;  1 drivers
L_0000014f81ff6d68 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff3020_0 .net/2u *"_ivl_72", 6 0, L_0000014f81ff6d68;  1 drivers
v0000014f81ff3f20_0 .net *"_ivl_77", 6 0, L_0000014f81ff6200;  1 drivers
L_0000014f81ff6db0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0000014f81ff30c0_0 .net/2u *"_ivl_78", 6 0, L_0000014f81ff6db0;  1 drivers
v0000014f81ff2620_0 .net *"_ivl_8", 31 0, L_0000014f81ff51c0;  1 drivers
v0000014f81ff3ca0_0 .net *"_ivl_83", 6 0, L_0000014f81ff6700;  1 drivers
L_0000014f81ff6df8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0000014f81ff33e0_0 .net/2u *"_ivl_84", 6 0, L_0000014f81ff6df8;  1 drivers
v0000014f81ff37a0_0 .net *"_ivl_99", 0 0, L_0000014f81ff6340;  1 drivers
v0000014f81ff3fc0_0 .net "branchImmediate", 31 0, L_0000014f8204fd90;  1 drivers
v0000014f81ff3480_0 .net "branch_I", 0 0, L_0000014f81ff4a40;  1 drivers
v0000014f81ff42e0_0 .net "fence_I", 0 0, L_0000014f81ff62a0;  1 drivers
v0000014f81ff2d00_0 .net "funct3", 2 0, L_0000014f81ff5620;  1 drivers
v0000014f81ff3520_0 .net "funct7", 6 0, L_0000014f81ff5580;  1 drivers
v0000014f81ff35c0_0 .net "immediate", 0 0, L_0000014f81e78830;  1 drivers
v0000014f81ff44c0_0 .net "immediateImmediate", 31 0, L_0000014f81ff5260;  1 drivers
v0000014f81ff3c00_0 .var "instruction", 31 0;
v0000014f81ff3de0_0 .net "jumpImmediate", 31 0, L_0000014f8204f2f0;  1 drivers
v0000014f81ff2da0_0 .net "load_I", 0 0, L_0000014f81ff6160;  1 drivers
v0000014f81ff28a0_0 .var/i "memPC", 31 0;
v0000014f81ff4060_0 .net "rd", 4 0, L_0000014f81ff5940;  1 drivers
v0000014f81ff4100_0 .net "rs1", 4 0, L_0000014f81ff6520;  1 drivers
v0000014f81ff4380_0 .net "rs1Value", 31 0, v0000014f81ff1ab0_0;  1 drivers
v0000014f81ff26c0_0 .net "rs2", 4 0, L_0000014f81ff4ea0;  1 drivers
v0000014f81ff2800_0 .net "rs2Value", 31 0, v0000014f81ff1fb0_0;  1 drivers
v0000014f81ff2940_0 .var "state", 2 0;
v0000014f81ff29e0_0 .net "storeImmediate", 31 0, L_0000014f8204f890;  1 drivers
v0000014f81ff3200_0 .net "store_I", 0 0, L_0000014f81ff4d60;  1 drivers
v0000014f81ff5ee0_0 .net "system_I", 0 0, L_0000014f81ff4e00;  1 drivers
v0000014f81ff5300_0 .net "upperImmediate", 31 0, L_0000014f81ff5800;  1 drivers
v0000014f81ff56c0_0 .net "value1Register", 31 0, L_0000014f81e78750;  1 drivers
v0000014f81ff4ae0_0 .net "value2Register", 31 0, L_0000014f81ff6480;  1 drivers
v0000014f81ff6840_0 .net "writeData", 31 0, L_0000014f81e78600;  1 drivers
v0000014f81ff53a0_0 .net "writeEnable", 0 0, L_0000014f81e79240;  1 drivers
L_0000014f81ff6480 .functor MUXZ 32, v0000014f81ff1fb0_0, L_0000014f81ff5260, L_0000014f81e78830, C4<>;
L_0000014f81ff51c0 .concat [ 3 29 0 0], v0000014f81ff2940_0, L_0000014f81ff6a50;
L_0000014f81ff4fe0 .cmp/eq 32, L_0000014f81ff51c0, L_0000014f81ff6a98;
L_0000014f81ff4cc0 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff59e0 .cmp/eq 7, L_0000014f81ff4cc0, L_0000014f81ff6b28;
L_0000014f81ff6660 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff54e0 .cmp/eq 7, L_0000014f81ff6660, L_0000014f81ff6b70;
L_0000014f81ff6020 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff68e0 .cmp/eq 7, L_0000014f81ff6020, L_0000014f81ff6bb8;
L_0000014f81ff5a80 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff4b80 .cmp/eq 7, L_0000014f81ff5a80, L_0000014f81ff6c00;
L_0000014f81ff5bc0 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff5080 .cmp/eq 7, L_0000014f81ff5bc0, L_0000014f81ff6c48;
L_0000014f81ff5d00 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff5e40 .cmp/eq 7, L_0000014f81ff5d00, L_0000014f81ff6c90;
L_0000014f81ff65c0 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff4a40 .cmp/eq 7, L_0000014f81ff65c0, L_0000014f81ff6cd8;
L_0000014f81ff60c0 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff6160 .cmp/eq 7, L_0000014f81ff60c0, L_0000014f81ff6d20;
L_0000014f81ff4c20 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff4d60 .cmp/eq 7, L_0000014f81ff4c20, L_0000014f81ff6d68;
L_0000014f81ff6200 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff62a0 .cmp/eq 7, L_0000014f81ff6200, L_0000014f81ff6db0;
L_0000014f81ff6700 .part v0000014f81ff3c00_0, 0, 7;
L_0000014f81ff4e00 .cmp/eq 7, L_0000014f81ff6700, L_0000014f81ff6df8;
L_0000014f81ff6520 .part v0000014f81ff3c00_0, 15, 5;
L_0000014f81ff4ea0 .part v0000014f81ff3c00_0, 20, 5;
L_0000014f81ff5940 .part v0000014f81ff3c00_0, 7, 5;
L_0000014f81ff5620 .part v0000014f81ff3c00_0, 12, 3;
L_0000014f81ff5580 .part v0000014f81ff3c00_0, 25, 7;
L_0000014f81ff6340 .part v0000014f81ff3c00_0, 31, 1;
LS_0000014f81ff4f40_0_0 .concat [ 1 1 1 1], L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340;
LS_0000014f81ff4f40_0_4 .concat [ 1 1 1 1], L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340;
LS_0000014f81ff4f40_0_8 .concat [ 1 1 1 1], L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340;
LS_0000014f81ff4f40_0_12 .concat [ 1 1 1 1], L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340;
LS_0000014f81ff4f40_0_16 .concat [ 1 1 1 1], L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340, L_0000014f81ff6340;
LS_0000014f81ff4f40_1_0 .concat [ 4 4 4 4], LS_0000014f81ff4f40_0_0, LS_0000014f81ff4f40_0_4, LS_0000014f81ff4f40_0_8, LS_0000014f81ff4f40_0_12;
LS_0000014f81ff4f40_1_4 .concat [ 4 0 0 0], LS_0000014f81ff4f40_0_16;
L_0000014f81ff4f40 .concat [ 16 4 0 0], LS_0000014f81ff4f40_1_0, LS_0000014f81ff4f40_1_4;
L_0000014f81ff63e0 .part v0000014f81ff3c00_0, 20, 12;
L_0000014f81ff5260 .concat [ 12 20 0 0], L_0000014f81ff63e0, L_0000014f81ff4f40;
L_0000014f81ff5760 .part v0000014f81ff3c00_0, 12, 20;
L_0000014f81ff5800 .concat [ 12 20 0 0], L_0000014f81ff6e40, L_0000014f81ff5760;
L_0000014f81ff5b20 .part v0000014f81ff3c00_0, 31, 1;
LS_0000014f81ff5c60_0_0 .concat [ 1 1 1 1], L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20;
LS_0000014f81ff5c60_0_4 .concat [ 1 1 1 1], L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20;
LS_0000014f81ff5c60_0_8 .concat [ 1 1 1 1], L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20;
LS_0000014f81ff5c60_0_12 .concat [ 1 1 1 1], L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20;
LS_0000014f81ff5c60_0_16 .concat [ 1 1 1 1], L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20, L_0000014f81ff5b20;
LS_0000014f81ff5c60_1_0 .concat [ 4 4 4 4], LS_0000014f81ff5c60_0_0, LS_0000014f81ff5c60_0_4, LS_0000014f81ff5c60_0_8, LS_0000014f81ff5c60_0_12;
LS_0000014f81ff5c60_1_4 .concat [ 4 0 0 0], LS_0000014f81ff5c60_0_16;
L_0000014f81ff5c60 .concat [ 16 4 0 0], LS_0000014f81ff5c60_1_0, LS_0000014f81ff5c60_1_4;
L_0000014f8204f6b0 .part v0000014f81ff3c00_0, 25, 7;
L_0000014f8204ee90 .part v0000014f81ff3c00_0, 7, 5;
L_0000014f8204f890 .concat [ 5 7 20 0], L_0000014f8204ee90, L_0000014f8204f6b0, L_0000014f81ff5c60;
L_0000014f820501f0 .part v0000014f81ff3c00_0, 31, 1;
LS_0000014f8204f750_0_0 .concat [ 1 1 1 1], L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0;
LS_0000014f8204f750_0_4 .concat [ 1 1 1 1], L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0;
LS_0000014f8204f750_0_8 .concat [ 1 1 1 1], L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0;
LS_0000014f8204f750_0_12 .concat [ 1 1 1 1], L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0;
LS_0000014f8204f750_0_16 .concat [ 1 1 1 1], L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0, L_0000014f820501f0;
LS_0000014f8204f750_1_0 .concat [ 4 4 4 4], LS_0000014f8204f750_0_0, LS_0000014f8204f750_0_4, LS_0000014f8204f750_0_8, LS_0000014f8204f750_0_12;
LS_0000014f8204f750_1_4 .concat [ 4 0 0 0], LS_0000014f8204f750_0_16;
L_0000014f8204f750 .concat [ 16 4 0 0], LS_0000014f8204f750_1_0, LS_0000014f8204f750_1_4;
L_0000014f8204f7f0 .part v0000014f81ff3c00_0, 7, 1;
L_0000014f82050c90 .part v0000014f81ff3c00_0, 25, 6;
L_0000014f8204fa70 .part v0000014f81ff3c00_0, 8, 4;
LS_0000014f8204fd90_0_0 .concat [ 1 4 6 1], L_0000014f81ff6e88, L_0000014f8204fa70, L_0000014f82050c90, L_0000014f8204f7f0;
LS_0000014f8204fd90_0_4 .concat [ 20 0 0 0], L_0000014f8204f750;
L_0000014f8204fd90 .concat [ 12 20 0 0], LS_0000014f8204fd90_0_0, LS_0000014f8204fd90_0_4;
L_0000014f820506f0 .part v0000014f81ff3c00_0, 31, 1;
LS_0000014f8204f430_0_0 .concat [ 1 1 1 1], L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0;
LS_0000014f8204f430_0_4 .concat [ 1 1 1 1], L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0;
LS_0000014f8204f430_0_8 .concat [ 1 1 1 1], L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0, L_0000014f820506f0;
L_0000014f8204f430 .concat [ 4 4 4 0], LS_0000014f8204f430_0_0, LS_0000014f8204f430_0_4, LS_0000014f8204f430_0_8;
L_0000014f82050290 .part v0000014f81ff3c00_0, 12, 8;
L_0000014f82050330 .part v0000014f81ff3c00_0, 20, 1;
L_0000014f8204ef30 .part v0000014f81ff3c00_0, 21, 10;
LS_0000014f8204f2f0_0_0 .concat [ 1 10 1 8], L_0000014f81ff6ed0, L_0000014f8204ef30, L_0000014f82050330, L_0000014f82050290;
LS_0000014f8204f2f0_0_4 .concat [ 12 0 0 0], L_0000014f8204f430;
L_0000014f8204f2f0 .concat [ 20 12 0 0], LS_0000014f8204f2f0_0_0, LS_0000014f8204f2f0_0_4;
S_0000014f81e70f40 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f71c20_0 .var "rd", 4 0;
v0000014f81f72b20_0 .var "rs1", 4 0;
v0000014f81f72760_0 .var "rs2", 4 0;
TD_bench.test.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81f71c20_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81f72b20_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81f72760_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81e75850 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f72620_0 .var "imm", 31 0;
v0000014f81f728a0_0 .var "rd", 4 0;
v0000014f81f73020_0 .var "rs1", 4 0;
TD_bench.test.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81f728a0_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81f73020_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81f72620_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81e759e0 .scope task, "AND" "AND" 4 146, 4 146 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f73200_0 .var "rd", 4 0;
v0000014f81f71d60_0 .var "rs1", 4 0;
v0000014f81f723a0_0 .var "rs2", 4 0;
TD_bench.test.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81f73200_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81f71d60_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81f723a0_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81e6c490 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f72c60_0 .var "imm", 31 0;
v0000014f81f71f40_0 .var "rd", 4 0;
v0000014f81f71e00_0 .var "rs1", 4 0;
TD_bench.test.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81f71f40_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81f71e00_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81f72c60_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81e6c620 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f72580_0 .var "imm", 31 0;
v0000014f81f71ea0_0 .var "rd", 4 0;
TD_bench.test.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0000014f81fece60_0, 0, 7;
    %load/vec4 v0000014f81f71ea0_0;
    %store/vec4 v0000014f81fed860_0, 0, 5;
    %load/vec4 v0000014f81f72580_0;
    %store/vec4 v0000014f81fecdc0_0, 0, 32;
    %fork TD_bench.test.UType, S_0000014f81feffa0;
    %join;
    %end;
S_0000014f81db2510 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f72d00_0 .var "imm", 31 0;
v0000014f81f72940_0 .var "rs1", 4 0;
v0000014f81f71360_0 .var "rs2", 4 0;
TD_bench.test.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81f72940_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81f71360_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81f72d00_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81db26a0 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f71400_0 .var "imm", 31 0;
v0000014f81f71b80_0 .var "rs1", 4 0;
TD_bench.test.BEQZ ;
    %load/vec4 v0000014f81f71b80_0;
    %store/vec4 v0000014f81f72940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f71360_0, 0, 5;
    %load/vec4 v0000014f81f71400_0;
    %store/vec4 v0000014f81f72d00_0, 0, 32;
    %fork TD_bench.test.BEQ, S_0000014f81db2510;
    %join;
    %end;
S_0000014f81fe1030 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f714a0_0 .var "imm", 31 0;
v0000014f81f71540_0 .var "rs1", 4 0;
v0000014f81f72440_0 .var "rs2", 4 0;
TD_bench.test.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81f71540_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81f72440_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81f714a0_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81fe11c0 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f729e0_0 .var "imm", 31 0;
v0000014f81f72080_0 .var "rs1", 4 0;
v0000014f81f72a80_0 .var "rs2", 4 0;
TD_bench.test.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81f72080_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81f72a80_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81f729e0_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81fe1350 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f715e0_0 .var "imm", 31 0;
v0000014f81f71720_0 .var "rs1", 4 0;
v0000014f81f717c0_0 .var "rs2", 4 0;
TD_bench.test.BGT ;
    %load/vec4 v0000014f81f717c0_0;
    %store/vec4 v0000014f81f71a40_0, 0, 5;
    %load/vec4 v0000014f81f71720_0;
    %store/vec4 v0000014f81f71ae0_0, 0, 5;
    %load/vec4 v0000014f81f715e0_0;
    %store/vec4 v0000014f81f71860_0, 0, 32;
    %fork TD_bench.test.BLT, S_0000014f81fe14e0;
    %join;
    %end;
S_0000014f81fe14e0 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81f71860_0 .var "imm", 31 0;
v0000014f81f71a40_0 .var "rs1", 4 0;
v0000014f81f71ae0_0 .var "rs2", 4 0;
TD_bench.test.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81f71a40_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81f71ae0_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81f71860_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81fe1670 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe3650_0 .var "imm", 31 0;
v0000014f81fe3330_0 .var "rs1", 4 0;
v0000014f81fe1ad0_0 .var "rs2", 4 0;
TD_bench.test.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81fe3330_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81fe1ad0_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81fe3650_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81fe3810 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe1850_0 .var "imm", 31 0;
v0000014f81fe1df0_0 .var "rs1", 4 0;
v0000014f81fe3470_0 .var "rs2", 4 0;
TD_bench.test.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000014f81fe1c10_0, 0, 7;
    %load/vec4 v0000014f81fe1df0_0;
    %store/vec4 v0000014f81fe2f70_0, 0, 5;
    %load/vec4 v0000014f81fe3470_0;
    %store/vec4 v0000014f81fe2b10_0, 0, 5;
    %load/vec4 v0000014f81fe1850_0;
    %store/vec4 v0000014f81fe2d90_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014f81fe1990_0, 0, 3;
    %fork TD_bench.test.BType, S_0000014f81fe3ea0;
    %join;
    %end;
S_0000014f81fe39a0 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe1b70_0 .var "imm", 31 0;
v0000014f81fe2430_0 .var "rs1", 4 0;
TD_bench.test.BNEZ ;
    %load/vec4 v0000014f81fe2430_0;
    %store/vec4 v0000014f81fe1df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81fe3470_0, 0, 5;
    %load/vec4 v0000014f81fe1b70_0;
    %store/vec4 v0000014f81fe1850_0, 0, 32;
    %fork TD_bench.test.BNE, S_0000014f81fe3810;
    %join;
    %end;
S_0000014f81fe3ea0 .scope task, "BType" "BType" 4 297, 4 297 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe1990_0 .var "funct3", 2 0;
v0000014f81fe2d90_0 .var "imm", 31 0;
v0000014f81fe1c10_0 .var "opcode", 6 0;
v0000014f81fe2f70_0 .var "rs1", 4 0;
v0000014f81fe2b10_0 .var "rs2", 4 0;
TD_bench.test.BType ;
    %load/vec4 v0000014f81fe2d90_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000014f81fe2d90_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe1990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2d90_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2d90_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe1c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4030 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe29d0_0 .var "offset", 31 0;
TD_bench.test.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000014f81f71ea0_0, 0, 5;
    %load/vec4 v0000014f81fe29d0_0;
    %store/vec4 v0000014f81f72580_0, 0, 32;
    %fork TD_bench.test.AUIPC, S_0000014f81e6c620;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81fe3150_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000014f81fe3290_0, 0, 5;
    %load/vec4 v0000014f81fe29d0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000014f81fe30b0_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000014f81fe67b0;
    %join;
    %end;
S_0000014f81fe41c0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2e30_0 .var "csr", 11 0;
v0000014f81fe1e90_0 .var "rd", 4 0;
v0000014f81fe35b0_0 .var "rs1", 4 0;
TD_bench.test.CSRRC ;
    %load/vec4 v0000014f81fe2e30_0;
    %load/vec4 v0000014f81fe35b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0000014f81fe1e90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4800 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2570_0 .var "csr", 11 0;
v0000014f81fe1f30_0 .var "imm", 31 0;
v0000014f81fe1cb0_0 .var "rd", 4 0;
TD_bench.test.CSRRCI ;
    %load/vec4 v0000014f81fe2570_0;
    %load/vec4 v0000014f81fe1f30_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0000014f81fe1cb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe3b80 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe31f0_0 .var "csr", 11 0;
v0000014f81fe36f0_0 .var "rd", 4 0;
v0000014f81fe1d50_0 .var "rs1", 4 0;
TD_bench.test.CSRRS ;
    %load/vec4 v0000014f81fe31f0_0;
    %load/vec4 v0000014f81fe1d50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0000014f81fe36f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe3d10 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe21b0_0 .var "csr", 11 0;
v0000014f81fe18f0_0 .var "imm", 31 0;
v0000014f81fe2cf0_0 .var "rd", 4 0;
TD_bench.test.CSRRSI ;
    %load/vec4 v0000014f81fe21b0_0;
    %load/vec4 v0000014f81fe18f0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0000014f81fe2cf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4350 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe1fd0_0 .var "csr", 11 0;
v0000014f81fe2070_0 .var "rd", 4 0;
v0000014f81fe24d0_0 .var "rs1", 4 0;
TD_bench.test.CSRRW ;
    %load/vec4 v0000014f81fe1fd0_0;
    %load/vec4 v0000014f81fe24d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0000014f81fe2070_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe44e0 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2a70_0 .var "csr", 11 0;
v0000014f81fe33d0_0 .var "imm", 31 0;
v0000014f81fe2110_0 .var "rd", 4 0;
TD_bench.test.CSRRWI ;
    %load/vec4 v0000014f81fe2a70_0;
    %load/vec4 v0000014f81fe33d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0000014f81fe2110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4670 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe1a30_0 .var "b1", 7 0;
v0000014f81fe2610_0 .var "b2", 7 0;
v0000014f81fe26b0_0 .var "b3", 7 0;
v0000014f81fe2250_0 .var "b4", 7 0;
TD_bench.test.DATAB ;
    %load/vec4 v0000014f81fe1a30_0;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000014f81ff0bb0, 4, 5;
    %load/vec4 v0000014f81fe2610_0;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000014f81ff0bb0, 4, 5;
    %load/vec4 v0000014f81fe26b0_0;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000014f81ff0bb0, 4, 5;
    %load/vec4 v0000014f81fe2250_0;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000014f81ff0bb0, 4, 5;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4990 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2750_0 .var "w", 31 0;
TD_bench.test.DATAW ;
    %load/vec4 v0000014f81fe2750_0;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4b90 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe4d20 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe5cc0 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2bb0_0 .var "pred", 3 0;
v0000014f81fe2c50_0 .var "succ", 3 0;
TD_bench.test.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000014f81fe2bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2c50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe6620 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe6490 .scope task, "IType" "IType" 4 160, 4 160 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2ed0_0 .var "funct3", 2 0;
v0000014f81fe22f0_0 .var "imm", 31 0;
v0000014f81fe27f0_0 .var "opcode", 6 0;
v0000014f81fe2390_0 .var "rd", 4 0;
v0000014f81fe2890_0 .var "rs1", 4 0;
TD_bench.test.IType ;
    %load/vec4 v0000014f81fe22f0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0000014f81fe2890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe2390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe27f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe6170 .scope task, "J" "J" 4 742, 4 742 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe2930_0 .var "imm", 31 0;
TD_bench.test.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81fe3010_0, 0, 5;
    %load/vec4 v0000014f81fe2930_0;
    %store/vec4 v0000014f81fe3510_0, 0, 32;
    %fork TD_bench.test.JAL, S_0000014f81fe6300;
    %join;
    %end;
S_0000014f81fe6300 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe3510_0 .var "imm", 31 0;
v0000014f81fe3010_0 .var "rd", 4 0;
TD_bench.test.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0000014f81fe8f10_0, 0, 7;
    %load/vec4 v0000014f81fe3010_0;
    %store/vec4 v0000014f81fe74d0_0, 0, 5;
    %load/vec4 v0000014f81fe3510_0;
    %store/vec4 v0000014f81fe8c90_0, 0, 32;
    %fork TD_bench.test.JType, S_0000014f81fe5e50;
    %join;
    %end;
S_0000014f81fe67b0 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe30b0_0 .var "imm", 31 0;
v0000014f81fe3150_0 .var "rd", 4 0;
v0000014f81fe3290_0 .var "rs1", 4 0;
TD_bench.test.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe3150_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe3290_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe30b0_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe59a0 .scope task, "JR" "JR" 4 750, 4 750 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe7890_0 .var "imm", 31 0;
v0000014f81fe79d0_0 .var "rs1", 4 0;
TD_bench.test.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81fe3150_0, 0, 5;
    %load/vec4 v0000014f81fe79d0_0;
    %store/vec4 v0000014f81fe3290_0, 0, 5;
    %load/vec4 v0000014f81fe7890_0;
    %store/vec4 v0000014f81fe30b0_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000014f81fe67b0;
    %join;
    %end;
S_0000014f81fe5e50 .scope task, "JType" "JType" 4 262, 4 262 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8c90_0 .var "imm", 31 0;
v0000014f81fe8f10_0 .var "opcode", 6 0;
v0000014f81fe74d0_0 .var "rd", 4 0;
TD_bench.test.JType ;
    %load/vec4 v0000014f81fe8c90_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000014f81fe8c90_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe8c90_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe8c90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe74d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe8f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe5fe0 .scope task, "LB" "LB" 4 401, 4 401 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe80b0_0 .var "imm", 31 0;
v0000014f81fe81f0_0 .var "rd", 4 0;
v0000014f81fe7c50_0 .var "rs1", 4 0;
TD_bench.test.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe81f0_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe7c50_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe80b0_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe51d0 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8970_0 .var "imm", 31 0;
v0000014f81fe7b10_0 .var "rd", 4 0;
v0000014f81fe7430_0 .var "rs1", 4 0;
TD_bench.test.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe7b10_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe7430_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe8970_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe5680 .scope task, "LH" "LH" 4 410, 4 410 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8d30_0 .var "imm", 31 0;
v0000014f81fe71b0_0 .var "rd", 4 0;
v0000014f81fe8010_0 .var "rs1", 4 0;
TD_bench.test.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe71b0_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe8010_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe8d30_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe5360 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8290_0 .var "imm", 31 0;
v0000014f81fe7930_0 .var "rd", 4 0;
v0000014f81fe8330_0 .var "rs1", 4 0;
TD_bench.test.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe7930_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe8330_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe8290_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe6940 .scope task, "LI" "LI" 4 703, 4 703 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8fb0_0 .var "imm", 31 0;
v0000014f81fe7cf0_0 .var "rd", 4 0;
TD_bench.test.LI ;
    %load/vec4 v0000014f81fe8fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0000014f81fe7cf0_0;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000014f81fe8fb0_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_38.4, 5;
    %load/vec4 v0000014f81fe8fb0_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000014f81fe7cf0_0;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %load/vec4 v0000014f81fe8fb0_0;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0000014f81fe7cf0_0;
    %store/vec4 v0000014f81fe85b0_0, 0, 5;
    %load/vec4 v0000014f81fe8fb0_0;
    %load/vec4 v0000014f81fe8fb0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000014f81fe7250_0, 0, 32;
    %fork TD_bench.test.LUI, S_0000014f81fe4eb0;
    %join;
    %load/vec4 v0000014f81fe8fb0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.5, 4;
    %load/vec4 v0000014f81fe7cf0_0;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %load/vec4 v0000014f81fe7cf0_0;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %load/vec4 v0000014f81fe8fb0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0000014f81fe4eb0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe7250_0 .var "imm", 31 0;
v0000014f81fe85b0_0 .var "rd", 4 0;
TD_bench.test.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0000014f81fece60_0, 0, 7;
    %load/vec4 v0000014f81fe85b0_0;
    %store/vec4 v0000014f81fed860_0, 0, 5;
    %load/vec4 v0000014f81fe7250_0;
    %store/vec4 v0000014f81fecdc0_0, 0, 32;
    %fork TD_bench.test.UType, S_0000014f81feffa0;
    %join;
    %end;
S_0000014f81fe5040 .scope task, "LW" "LW" 4 419, 4 419 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8b50_0 .var "imm", 31 0;
v0000014f81fe7d90_0 .var "rd", 4 0;
v0000014f81fe8470_0 .var "rs1", 4 0;
TD_bench.test.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe7d90_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe8470_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe8b50_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe54f0 .scope task, "Label" "Label" 4 606, 4 606 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe7570_0 .var/i "L", 31 0;
TD_bench.test.Label ;
    %end;
S_0000014f81fe5810 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe7610_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0000014f81fe5810
TD_bench.test.LabelRef ;
    %load/vec4 v0000014f81fe7610_0;
    %load/vec4 v0000014f81ff28a0_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0000014f81fe5b30 .scope task, "MV" "MV" 4 734, 4 734 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8bf0_0 .var "rd", 4 0;
v0000014f81fe8510_0 .var "rs1", 4 0;
TD_bench.test.MV ;
    %load/vec4 v0000014f81fe8bf0_0;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %load/vec4 v0000014f81fe8510_0;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %end;
S_0000014f81fe9e40 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %end;
S_0000014f81fea2f0 .scope task, "OR" "OR" 4 139, 4 139 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe7bb0_0 .var "rd", 4 0;
v0000014f81fe8790_0 .var "rs1", 4 0;
v0000014f81fe76b0_0 .var "rs2", 4 0;
TD_bench.test.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fe7bb0_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fe8790_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fe76b0_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fea7a0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8650_0 .var "imm", 31 0;
v0000014f81fe7f70_0 .var "rd", 4 0;
v0000014f81fe8ab0_0 .var "rs1", 4 0;
TD_bench.test.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fe7f70_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fe8ab0_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fe8650_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fe9fd0 .scope task, "RET" "RET" 4 728, 4 728 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81fe3150_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81fe3290_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81fe30b0_0, 0, 32;
    %fork TD_bench.test.JALR, S_0000014f81fe67b0;
    %join;
    %end;
S_0000014f81feac50 .scope task, "RType" "RType" 4 70, 4 70 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe77f0_0 .var "funct3", 2 0;
v0000014f81fe7e30_0 .var "funct7", 6 0;
v0000014f81fe72f0_0 .var "opcode", 6 0;
v0000014f81fe7390_0 .var "rd", 4 0;
v0000014f81fe7ed0_0 .var "rs1", 4 0;
v0000014f81fe7a70_0 .var "rs2", 4 0;
TD_bench.test.RType ;
    %load/vec4 v0000014f81fe7e30_0;
    %load/vec4 v0000014f81fe7a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe7ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe77f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe7390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fe72f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fea160 .scope task, "SB" "SB" 4 470, 4 470 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8150_0 .var "imm", 31 0;
v0000014f81fe83d0_0 .var "rs1", 4 0;
v0000014f81fe8830_0 .var "rs2", 4 0;
TD_bench.test.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000014f81fecbe0_0, 0, 7;
    %load/vec4 v0000014f81fe8830_0;
    %store/vec4 v0000014f81fed7c0_0, 0, 5;
    %load/vec4 v0000014f81fe83d0_0;
    %store/vec4 v0000014f81fec8c0_0, 0, 5;
    %load/vec4 v0000014f81fe8150_0;
    %store/vec4 v0000014f81fedc20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fec320_0, 0, 3;
    %fork TD_bench.test.SType, S_0000014f81fe9990;
    %join;
    %end;
S_0000014f81fea930 .scope task, "SH" "SH" 4 479, 4 479 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe88d0_0 .var "imm", 31 0;
v0000014f81fe86f0_0 .var "rs1", 4 0;
v0000014f81fe8dd0_0 .var "rs2", 4 0;
TD_bench.test.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000014f81fecbe0_0, 0, 7;
    %load/vec4 v0000014f81fe8dd0_0;
    %store/vec4 v0000014f81fed7c0_0, 0, 5;
    %load/vec4 v0000014f81fe86f0_0;
    %store/vec4 v0000014f81fec8c0_0, 0, 5;
    %load/vec4 v0000014f81fe88d0_0;
    %store/vec4 v0000014f81fedc20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014f81fec320_0, 0, 3;
    %fork TD_bench.test.SType, S_0000014f81fe9990;
    %join;
    %end;
S_0000014f81fea480 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fe8e70_0 .var "rd", 4 0;
v0000014f81fe9050_0 .var "rs1", 4 0;
v0000014f81fe7750_0 .var "rs2", 4 0;
TD_bench.test.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fe8e70_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fe9050_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fe7750_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fea610 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fed680_0 .var "imm", 31 0;
v0000014f81fed220_0 .var "rd", 4 0;
v0000014f81fedae0_0 .var "rs1", 4 0;
TD_bench.test.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fed220_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fedae0_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fed680_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe9350 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fedea0_0 .var "rd", 4 0;
v0000014f81fec1e0_0 .var "rs1", 4 0;
v0000014f81fedf40_0 .var "rs2", 4 0;
TD_bench.test.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fedea0_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fec1e0_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fedf40_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81feaac0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fecaa0_0 .var "imm", 31 0;
v0000014f81fed720_0 .var "rd", 4 0;
v0000014f81fedfe0_0 .var "rs1", 4 0;
TD_bench.test.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fed720_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fedfe0_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fecaa0_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81feade0 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fed0e0_0 .var "imm", 31 0;
v0000014f81fec3c0_0 .var "rd", 4 0;
v0000014f81feda40_0 .var "rs1", 4 0;
TD_bench.test.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fec3c0_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81feda40_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fed0e0_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81feaf70 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fec820_0 .var "rd", 4 0;
v0000014f81fed540_0 .var "rs1", 4 0;
v0000014f81fed5e0_0 .var "rs2", 4 0;
TD_bench.test.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fec820_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fed540_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fed5e0_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe91c0 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fede00_0 .var "rd", 4 0;
v0000014f81fedd60_0 .var "rs1", 4 0;
v0000014f81fecb40_0 .var "rs2", 4 0;
TD_bench.test.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fede00_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fedd60_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fecb40_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe94e0 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fed4a0_0 .var "imm", 31 0;
v0000014f81fed2c0_0 .var "rd", 4 0;
v0000014f81fedb80_0 .var "rs1", 4 0;
TD_bench.test.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fed2c0_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fedb80_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fed4a0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe9670 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fec280_0 .var "rd", 4 0;
v0000014f81fee080_0 .var "rs1", 4 0;
v0000014f81fec780_0 .var "rs2", 4 0;
TD_bench.test.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fec280_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fee080_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fec780_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe9800 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fed180_0 .var "imm", 31 0;
v0000014f81fec460_0 .var "rd", 4 0;
v0000014f81fecf00_0 .var "rs1", 4 0;
TD_bench.test.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fec460_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fecf00_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fed180_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe9990 .scope task, "SType" "SType" 4 452, 4 452 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fec320_0 .var "funct3", 2 0;
v0000014f81fedc20_0 .var "imm", 31 0;
v0000014f81fecbe0_0 .var "opcode", 6 0;
v0000014f81fed7c0_0 .var "rs1", 4 0;
v0000014f81fec8c0_0 .var "rs2", 4 0;
TD_bench.test.SType ;
    %load/vec4 v0000014f81fedc20_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0000014f81fec8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fed7c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fec320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fedc20_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fecbe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fe9b20 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fecc80_0 .var "rd", 4 0;
v0000014f81fec500_0 .var "rs1", 4 0;
v0000014f81fec960_0 .var "rs2", 4 0;
TD_bench.test.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fecc80_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fec500_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fec960_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fe9cb0 .scope task, "SW" "SW" 4 488, 4 488 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fec5a0_0 .var "imm", 31 0;
v0000014f81feca00_0 .var "rs1", 4 0;
v0000014f81fecd20_0 .var "rs2", 4 0;
TD_bench.test.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000014f81fecbe0_0, 0, 7;
    %load/vec4 v0000014f81fecd20_0;
    %store/vec4 v0000014f81fed7c0_0, 0, 5;
    %load/vec4 v0000014f81feca00_0;
    %store/vec4 v0000014f81fec8c0_0, 0, 5;
    %load/vec4 v0000014f81fec5a0_0;
    %store/vec4 v0000014f81fedc20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014f81fec320_0, 0, 3;
    %fork TD_bench.test.SType, S_0000014f81fe9990;
    %join;
    %end;
S_0000014f81feffa0 .scope task, "UType" "UType" 4 369, 4 369 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fecdc0_0 .var "imm", 31 0;
v0000014f81fece60_0 .var "opcode", 6 0;
v0000014f81fed860_0 .var "rd", 4 0;
TD_bench.test.UType ;
    %load/vec4 v0000014f81fecdc0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0000014f81fed860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81fece60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014f81ff28a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000014f81ff0bb0, 4, 0;
    %load/vec4 v0000014f81ff28a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
S_0000014f81fefaf0 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fed9a0_0 .var "rd", 4 0;
v0000014f81fedcc0_0 .var "rs1", 4 0;
v0000014f81fec640_0 .var "rs2", 4 0;
TD_bench.test.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000014f81fe72f0_0, 0, 7;
    %load/vec4 v0000014f81fed9a0_0;
    %store/vec4 v0000014f81fe7390_0, 0, 5;
    %load/vec4 v0000014f81fedcc0_0;
    %store/vec4 v0000014f81fe7ed0_0, 0, 5;
    %load/vec4 v0000014f81fec640_0;
    %store/vec4 v0000014f81fe7a70_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014f81fe77f0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000014f81fe7e30_0, 0, 7;
    %fork TD_bench.test.RType, S_0000014f81feac50;
    %join;
    %end;
S_0000014f81fee380 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0000014f81e70db0;
 .timescale 0 0;
v0000014f81fec6e0_0 .var "imm", 31 0;
v0000014f81fecfa0_0 .var "rd", 4 0;
v0000014f81fed040_0 .var "rs1", 4 0;
TD_bench.test.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000014f81fe27f0_0, 0, 7;
    %load/vec4 v0000014f81fecfa0_0;
    %store/vec4 v0000014f81fe2390_0, 0, 5;
    %load/vec4 v0000014f81fed040_0;
    %store/vec4 v0000014f81fe2890_0, 0, 5;
    %load/vec4 v0000014f81fec6e0_0;
    %store/vec4 v0000014f81fe22f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014f81fe2ed0_0, 0, 3;
    %fork TD_bench.test.IType, S_0000014f81fe6490;
    %join;
    %end;
S_0000014f81fef4b0 .scope module, "bank" "registerBanks" 3 77, 3 204 0, S_0000014f81e70db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v0000014f81fed360_0 .net "CLK", 0 0, L_0000014f81ff5120;  alias, 1 drivers
v0000014f81fed400_0 .var/i "i", 31 0;
v0000014f81ff07f0 .array "integerRegisters", 31 0, 31 0;
v0000014f81ff0a70_0 .net "rd", 4 0, L_0000014f81ff5940;  alias, 1 drivers
L_0000014f81ff6ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014f81ff2190_0 .net "registerType", 0 0, L_0000014f81ff6ae0;  1 drivers
v0000014f81ff1830_0 .net "rs1", 4 0, L_0000014f81ff6520;  alias, 1 drivers
v0000014f81ff2230_0 .net "rs1Data", 31 0, v0000014f81ff1ab0_0;  alias, 1 drivers
v0000014f81ff1ab0_0 .var "rs1Out", 31 0;
v0000014f81ff0f70_0 .net "rs2", 4 0, L_0000014f81ff4ea0;  alias, 1 drivers
v0000014f81ff22d0_0 .net "rs2Data", 31 0, v0000014f81ff1fb0_0;  alias, 1 drivers
v0000014f81ff1fb0_0 .var "rs2Out", 31 0;
v0000014f81ff0ed0_0 .net "writeData", 31 0, L_0000014f81e78600;  alias, 1 drivers
v0000014f81ff0b10_0 .net "writeEnable", 0 0, L_0000014f81e79240;  alias, 1 drivers
E_0000014f81f7a170 .event posedge, v0000014f81f71cc0_0;
S_0000014f81fee6a0 .scope module, "compute" "ALU" 3 89, 3 151 0, S_0000014f81e70db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
L_0000014f81e78600 .functor BUFZ 32, v0000014f81ff13d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014f81ff2410_0 .net "ALU", 0 0, L_0000014f81ff5e40;  alias, 1 drivers
v0000014f81ff1290_0 .net "ALUresult", 31 0, L_0000014f81e78600;  alias, 1 drivers
v0000014f81ff0c50_0 .net "funct3", 2 0, L_0000014f81ff5620;  alias, 1 drivers
v0000014f81ff0890_0 .net "funct7", 6 0, L_0000014f81ff5580;  alias, 1 drivers
v0000014f81ff13d0_0 .var "result", 31 0;
v0000014f81ff1e70_0 .net "rs1", 4 0, L_0000014f81ff6520;  alias, 1 drivers
v0000014f81ff2370_0 .net "rs2", 4 0, L_0000014f81ff4ea0;  alias, 1 drivers
v0000014f81ff20f0_0 .net "value1", 31 0, L_0000014f81e78750;  alias, 1 drivers
v0000014f81ff1790_0 .net "value2", 31 0, L_0000014f81ff6480;  alias, 1 drivers
E_0000014f81f7a570/0 .event anyedge, v0000014f81ff0c50_0, v0000014f81ff2410_0, v0000014f81ff0890_0, v0000014f81ff20f0_0;
E_0000014f81f7a570/1 .event anyedge, v0000014f81ff1790_0, v0000014f81ff0f70_0;
E_0000014f81f7a570 .event/or E_0000014f81f7a570/0, E_0000014f81f7a570/1;
S_0000014f81fee510 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0000014f81e70db0;
 .timescale 0 0;
TD_bench.test.endASM ;
    %end;
    .scope S_0000014f81e71440;
T_68 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0000014f81f71fe0_0, 0, 19;
    %end;
    .thread T_68;
    .scope S_0000014f81e71440;
T_69 ;
    %wait E_0000014f81f78970;
    %load/vec4 v0000014f81f71fe0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000014f81f71fe0_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0000014f81fef4b0;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff1ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff1fb0_0, 0, 32;
    %end;
    .thread T_70;
    .scope S_0000014f81fef4b0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81fed400_0, 0, 32;
T_71.0 ;
    %load/vec4 v0000014f81fed400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000014f81fed400_0;
    %store/vec4a v0000014f81ff07f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014f81fed400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000014f81fed400_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0000014f81fef4b0;
T_72 ;
    %wait E_0000014f81f7a170;
    %load/vec4 v0000014f81ff2190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0000014f81ff0b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.4, 9;
    %load/vec4 v0000014f81ff0a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000014f81ff0ed0_0;
    %load/vec4 v0000014f81ff0a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014f81ff07f0, 0, 4;
    %vpi_call 3 234 "$display", "%b", v0000014f81ff0ed0_0 {0 0 0};
T_72.2 ;
    %load/vec4 v0000014f81ff1830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000014f81ff07f0, 4;
    %assign/vec4 v0000014f81ff1ab0_0, 0;
    %load/vec4 v0000014f81ff0f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000014f81ff07f0, 4;
    %assign/vec4 v0000014f81ff1fb0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000014f81fee6a0;
T_73 ;
    %wait E_0000014f81f7a570;
    %load/vec4 v0000014f81ff0c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %jmp T_73.8;
T_73.0 ;
    %load/vec4 v0000014f81ff2410_0;
    %load/vec4 v0000014f81ff0890_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_73.9, 8;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %sub;
    %jmp/1 T_73.10, 8;
T_73.9 ; End of true expr.
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %add;
    %jmp/0 T_73.10, 8;
 ; End of false expr.
    %blend;
T_73.10;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.1 ;
    %load/vec4 v0000014f81ff20f0_0;
    %ix/getv 4, v0000014f81ff2370_0;
    %shiftl 4;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.2 ;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.3 ;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.4 ;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %xor;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.5 ;
    %vpi_call 3 170 "$display", "%b", &PV<v0000014f81ff0890_0, 5, 1> {0 0 0};
    %load/vec4 v0000014f81ff0890_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_73.11, 4;
    %load/vec4 v0000014f81ff20f0_0;
    %ix/getv 4, v0000014f81ff2370_0;
    %shiftr/s 4;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.12;
T_73.11 ;
    %load/vec4 v0000014f81ff20f0_0;
    %ix/getv 4, v0000014f81ff2370_0;
    %shiftr 4;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
T_73.12 ;
    %jmp T_73.8;
T_73.6 ;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %or;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.7 ;
    %load/vec4 v0000014f81ff20f0_0;
    %load/vec4 v0000014f81ff1790_0;
    %and;
    %store/vec4 v0000014f81ff13d0_0, 0, 32;
    %jmp T_73.8;
T_73.8 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000014f81e70db0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff18d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff1510_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014f81ff2940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff3c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff1330_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0000014f81e70db0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff28a0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0000014f81e70db0;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f728a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f73020_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000014f81f72620_0, 0, 32;
    %fork TD_bench.test.ADDI, S_0000014f81e75850;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81f71c20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81f72b20_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014f81f72760_0, 0, 5;
    %fork TD_bench.test.ADD, S_0000014f81e70f40;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fec460_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fecf00_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000014f81fed180_0, 0, 32;
    %fork TD_bench.test.SRLI, S_0000014f81fe9800;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fed220_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fedae0_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000014f81fed680_0, 0, 32;
    %fork TD_bench.test.SLLI, S_0000014f81fea610;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fed2c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fedb80_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000014f81fed4a0_0, 0, 32;
    %fork TD_bench.test.SRAI, S_0000014f81fe94e0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014f81fec460_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014f81fecf00_0, 0, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000014f81fed180_0, 0, 32;
    %fork TD_bench.test.SRLI, S_0000014f81fe9800;
    %join;
    %fork TD_bench.test.EBREAK, S_0000014f81fe4b90;
    %join;
    %end;
    .thread T_76;
    .scope S_0000014f81e70db0;
T_77 ;
    %wait E_0000014f81f7a170;
    %load/vec4 v0000014f81ff2940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %jmp T_77.5;
T_77.0 ;
    %load/vec4 v0000014f81ff18d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000014f81ff0bb0, 4;
    %assign/vec4 v0000014f81ff3c00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014f81ff2940_0, 0;
    %jmp T_77.5;
T_77.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014f81ff2940_0, 0;
    %jmp T_77.5;
T_77.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014f81ff2940_0, 0;
    %jmp T_77.5;
T_77.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014f81ff2940_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0000014f81ff18d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014f81ff18d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f81ff2940_0, 0;
    %jmp T_77.5;
T_77.5 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0000014f81e70db0;
T_78 ;
    %wait E_0000014f81f7a170;
    %vpi_call 3 132 "$display", "PC=%0d", v0000014f81ff18d0_0 {0 0 0};
    %jmp T_78;
    .thread T_78;
    .scope S_0000014f81e712b0;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f81ff5f80_0, 0, 32;
    %end;
    .thread T_79;
    .scope S_0000014f81e712b0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f81ff67a0_0, 0, 1;
T_80.0 ;
    %delay 1, 0;
    %load/vec4 v0000014f81ff67a0_0;
    %inv;
    %store/vec4 v0000014f81ff67a0_0, 0, 1;
    %load/vec4 v0000014f81ff58a0_0;
    %load/vec4 v0000014f81ff5f80_0;
    %cmp/ne;
    %jmp/0xz  T_80.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v0000014f81ff58a0_0 {0 0 0};
T_80.1 ;
    %load/vec4 v0000014f81ff58a0_0;
    %assign/vec4 v0000014f81ff5f80_0, 0;
    %jmp T_80.0;
    %end;
    .thread T_80;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
