
*** Running vivado
    with args -log test_phasegen_1_axi_bram_ctrl_1_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_phasegen_1_axi_bram_ctrl_1_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_axi_bram_ctrl_1_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 311.426 ; gain = 79.281
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_bram_0/synth/test_phasegen_1_axi_bram_ctrl_1_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_bram_ctrl_1_bram_0' (9#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_bram_ctrl_1_bram_0/synth/test_phasegen_1_axi_bram_ctrl_1_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 518.047 ; gain = 285.902
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 518.047 ; gain = 285.902
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 574.875 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 574.875 ; gain = 342.730
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 574.875 ; gain = 342.730
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 574.875 ; gain = 342.730
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 574.875 ; gain = 342.730
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 574.875 ; gain = 342.730
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 610.324 ; gain = 378.180
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 610.324 ; gain = 378.180
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 620.469 ; gain = 388.324
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 631.992 ; gain = 402.477
