question,A,B,C,D,E,answer,explanation
<p><p><b>Assertion (A):</b>  A demultiplexer can be used as a decoder.</p><p><b>Reason (R):</b> A demultiplexer can be built by using AND gates only.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>Demultiplexer requires NOT gates also in addition to AND gates.</p> 
<p><p><b>Assertion (A):</b>  The output of a NOR gate is equal to the complement of OR of input variables. </p><p><b>Reason (R):</b> A XOR gate is a universal gate.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>XOR gate is not a universal gate.</p> 
<p>The number of bits in ASCII is</p>,12,10,9,7,,D, <p>ASCII is a 7 bit code.</p> 
<p>4 bit 2's complement representation of a decimal number is 1000. The number is</p>,+ 8,0,- 7,- 8,,D," <p>(a) and (d) both are option, But there is meaning to represent a positive number in 2's complement form, we take complement representation for negative number only. Therefore most appropriate number is ""-8"".</p> "
<p>In a D latch</p>,"data bit D is fed to S input and <span style=""text-decoration:overline;"">D</span> to R input","data bit D is fed to R input and <span style=""text-decoration:overline;"">D</span> to S input",data bit D is fed to both R and S inputs,"data bit <span style=""text-decoration:overline;"">D</span> is not fed to any input",,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-147.png""/></p> "
<p>A 4 : 1 multiplexer requires __________ data select line.</p>,1,2,3,4,,B, <p>2<sup>2</sup> = 4. Hence 2 select lines.</p> 
<p>The number of unused states in a 4 bit Johnson counter is</p>,2,4,8,12,,C," <p>Total state = 2<sup><i>n</i></sup> = 2<sup>4</sup> = 16</p>
<p>Used state = 2<sup><i>n</i></sup> = 2 x 4 = 8 </p>
<p>Unused state = 16 - 8 = 8.</p> "
<p>It is desired to display the digit 7 using a seven segment display. The LEDs to be turned on are</p>,"<i>a, b, c</i>","<i>b, c, d</i>","<i>c, d, e</i>","<i>a, b, d</i>",,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-131.png""/></p> "
"<p>For a MOD-12 counter, the FF has a <i>t<sub>pd</sub></i> = 60 ns The NAND gate has a <i>t<sub>pd</sub></i> of 25 n sec. The clock frequency is</p>",3.774 MHz,&gt; 3.774 MHz,&lt; 3.774 MHz,4.167 MHz,,A," <p>For a proper working, the clock period should be equal to or greater than </p>
<p><i>t<sub>pd</sub></i> = Mod 12 - 4FFs = 4 x 60 = 240 nsec. </p>
<p>Total <i>t<sub>pd</sub></i> = 240 + 25 = 265 nsec. </p>
<p>= <i>f<sub>c</sub></i><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-535.png""/> and <i>f<sub>c</sub></i> = 3.774 MHz.</p> "
<p>100101<sub>2</sub> is equal to decimal number</p>,47,37,21,17,,B, <p>32 + 4 + 1 = 37 in decimal.</p> 
<p>A Karnaugh map with 4 variables has</p>,2 cells,4 cells,8 cells,16 cells,,D, <p>2<sup>4</sup>= 16.</p> 
<p>An 8 bit data is to be entered into a parallel in register. The number of clock pulses required is</p>,8,4,2,1,,D, <p>In a parallel in register only one pulse is needed to enter data.</p> 
<p>Which of the following is error correcting code?</p>,EBCDIC,Gray,Hamming,ASCII,,C, <p>Hamming code is widely used for error correction.</p> 
<p>A universal shift register can shift</p>,from left to right,from right to left,both from left to right and right to left,none of the above,,C, <p>Both left to right and right to left operations are possible in universal shift register.</p> 
<p>Available multiplexer IC package can have a maximum of 8 inputs.</p>,True,False,,,,B, <p>16 : 1 1C multiplexer is also available.</p> 
<p>A<sub>16</sub> X 2<sub>16</sub> __________ .</p>,16<sub>16</sub>,15<sub>16</sub>,14<sub>16</sub>,13<sub>16</sub>,,C," <p>A<sub>16</sub> = 10, 2<sub>16</sub> = 2, 10 x 2 = 20 in decimal = 14 in hexadecimal.</p> "
"<p>For the binary number 11101000, the equivalent hexadecimal number is</p>",F 9,F 8,E 9,E 8,,D, <p>11 01000 = 128 + 64 + 32 + 8 = 232 in decimal = E 8 in hexadecimal.</p> 
<p>AECF1<sub>16</sub> + 15ACD<sub>16</sub> = __________ .</p>,C47BB<sub>16</sub>,C47BE<sub>16</sub>,A234F<sub>16</sub>,A1111<sub>16</sub>,,B," <p>Convert to decimal, add and change the result to hexadecimal.</p> "
<p>A XOR gate has inputs A and B and output Y. Then the output equation is</p>,Y = AB,"Y = AB + <span style=""text-decoration:overline;"">A</span> B","Y = <span style=""text-decoration:overline;"">A</span> B + A <span style=""text-decoration:overline;"">B</span>","Y = A <span style=""text-decoration:overline;"">B</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>",,C, <p>XOR gate recognises odd number of 1's.</p> 
<p>Wired AND connection can be used in TTL with totem pole output.</p>,True,False,,,,B," <p>F, No it cannot be used.</p> "
"<p>The Boolean expression for the circuit of the given figure<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/29-385.png""/></p>",A {F + (B + C) (D + E)},A [F + (B + C) (DE)],A + F + (B + C) (D + E)],A [F + (BC) (DE)],,A, <p>B and C in parallel give B + C. Similarly D and E in parallel give D + E. (B + C) in series with (D + E) give (B + C) (D + E). Since F is in parallel we get F + (B + C) (D + E). Finally A is in series. Therefore we get A[F + (B + C) (D + E)].</p> 
<p>What will be BCD number when the output is 0.37 V?</p>,00110111,10110111,11001000,01001000,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-557.png""/></p>
<p>BCD number is (00110111).</p> "
<p>The first machine cycle of an instruction is always</p>,a memory read cycle,a fetch cycle,a input/output read cycle,a memory write cycle,,B, <p>Fetch cycle is always first machine cycle.</p> 
<p>A counter has N flip flops. The total number of states are</p>,N,2 N,2<sup>N</sup>,4 N,,C, <p>One flip-flop means 2 states and N flip-flops means 2<sup>N</sup> states.</p> 
"<p>Out of S, R, J, K, Preset, Clear inputs to flip flops, the synchronous inputs are</p>","S, R, J, K only","S, R, Preset, Clear only","Preset, Clear only","S, R only",,A, <p>Preset and clear inputs are not applied in any fixed sequence.</p> 
<p>The Boolean expression A ⊕ B is equivalent to</p>,"AB + <span style=""text-decoration:overline;"">A</span><span style=""text-decoration:overline;"">B</span>","<span style=""text-decoration:overline;"">A</span>B + A<span style=""text-decoration:overline;"">B</span>",B,"<span style=""text-decoration:overline;"">A</span>",,B," <p>A ⊕ B = <span style=""text-decoration:overline;"">A</span>B + A<span style=""text-decoration:overline;"">B</span></p> "
<p>Which of these are two state devices?</p>,Lamp,Punched card,Magnetic tape,All of the above,,D, <p>Each has 2 states.</p> 
<p>What will be minimum conversion rate in 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).</p>,9000,9259,1000,1000,,B," <p>Minimum conversion rate <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-561.png""/>.</p> "
"<p>The minimum number of NAND gates required to implement the Boolean function A +A<span style=""text-decoration:overline;"">B</span> + A<span style=""text-decoration:overline;"">B</span>C is equal to</p>",0,1,4,7,,A," <p>A + A<span style=""text-decoration:overline;"">B</span> +A <span style=""text-decoration:overline;"">B</span> C = A + A<span style=""text-decoration:overline;"">B</span> ( 1 + C) = A + A<span style=""text-decoration:overline;"">B</span> = A(1 + <span style=""text-decoration:overline;"">B</span>) = A.</p> "
"<p>For the K map of the given figure, the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/27-373.png""/></p>","<span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span> + ABC","A <span style=""text-decoration:overline;"">B</span> D + BC","A <span style=""text-decoration:overline;"">C</span> D + AC","A <span style=""text-decoration:overline;"">C</span> D + AC + BC",,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-372u.png""/></p> "
<p>The dual of A + [B + (AC)] + D is</p>,A + [(B (A + C))] + D,A [B + AC] D,A + [B (A + C)] D,A [B (A + C)] D,,D, <p>In taking dual OR is replaced by AND and vice versa.</p> 
<p>A divide by 78 counter can be obtained by</p>,6 numbers of mod-13 counters,13 numbers of mod-6 counters,one mod-13 counter followed by mod-6 counter,13 number of mod-13 counters,,C, <p>Modulus 13 x modulus 6 = modulus 78.</p> 
<p>The initial state of MOD-16 down counter is 0110. What state will it be after 37 clock pulses?</p>,Indeterminate,0110,0101,0001,,D," <p>A mod-16 counter goes through 16 states in one cycle of 16 Pulses. </p>
<p>It complete 2 cycles in 32 Pulses. </p>
<p>In the rest 5 Pulses, it moves down from 0110 = 6<sub>10</sub> - 5<sub>10</sub> = 1<sub>10</sub> or (001)<sub>2</sub> .</p> "
<p>The number of address lines in EPROM 4096 x 8 is</p>,2,4,8,12,,D, <p>2<sup>12</sup> = 4096.</p> 
"<p>If the inputs to a 3 bit binary adder are 111<sub>2</sub> and 111<sub>2</sub>, the output will be 110<sub>2</sub></p>",True,False,,,,B, <p>111 + 111 = 1110.</p> 
<p>Which display device resembles vacuum tube?</p>,LED,LCD,VF,None of these,,C, <p>It is similar to triode.</p> 
<p>The number of inputs and outputs of a full adder are</p>,3 and 2 respectively,2 and 3 respectively,4 and 2 respectively,2 and 4 respectively,,A, <p>Inputs are carry from lower bits and two other bits. Outputs are SUM and CARRY.</p> 
<p>A VF display operates on the principle of a vacuum diode.</p>,True,False,,,,B, <p>It operates on the principle of vacuum triode.</p> 
"<p>In a 3 input NAND gate, the number of states in which output is 0 equals</p>",8,1,6,5,,B," <p>Only one input, i.e., A = 1, B = 1 and C = 1 gives low output.</p> "
<p>In a mod-12 counter the input clock frequency is 10 kHz. The output frequency is</p>,0.833 kHz,1.0 kHz,0.91 kHz,0.77 kHz,,A," <p>Mod-12 counter is divide by 12 counter. Output frequency = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-471.png""/> = 0.833 kHz.</p> "
<p>The total number of input words for 4 input OR gate is</p>,20,16,12,8,,B, <p>2<sup>4</sup> = 16.</p> 
<p>In digital circuits Schottky transistors are preferred over normal transistors because of their</p>,lower propagation delay,lower power dissipation,higher propagation delay,higher power dissipation,,A, <p>Schottky transistors have low switching time and hence low propagation delay.</p> 
<p>A flip flop is a</p>,combinational circuit,memory element,arithmetic element,memory or arithmetic element,,B, <p>It is a memory element used in digital circuits.</p> 
<p>A 4 bit parallel type A/D converter uses a 6 volt reference. How many comparators are required and what is the resolution in volts?</p>,0.375 V,15 V,4.5 V,10 V,,A," <p>No. of comparators = 2<sup><i>n</i></sup> - 1 = 2<sup>4</sup> - 1 = 15 </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-567.png""/>.</p> "
<p>Quantization error occurs in</p>,D/A converter,A/D converter,both D/A and A/D converter,neither D/A nor A/D converter,,B, <p>Analog input can have any value but digital value can have only 2<sup>N</sup> discrete levels (for N bits). Hence quantization error in A/D conversion.</p> 
<p>Which of these are universal gates?</p>,Only NOR,Only NAND,Both NOR and NAND,"NOR, NAND, OR",,C, <p>Both NAND and NOR are called universal gates.</p> 
"<p>Out of latch and flip flop, which has clock input?</p>",Latch only,Flip flop only,Both latch and flip flop,None,,B, <p>This the main difference between latch and flip-flop. Only flip-flop has clock input.</p> 
<p>A mod 4 counter will count</p>,from 0 to 4,from 0 to 3,from any number n to n + 4,none of the above,,B," <p>Mod 4 counter has 4 states, 0 to 3.</p> "
"<p>In the given figure shows a 4 bit serial in parallel out right shift register. The initial contents as shown are 0110. After 3 clock pulses the contents will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-443.png""/></p>",0000,0101,1010,1111,,C, <p>Output of XOR gate is input to register.</p> 
<p>Which of the following finds application in pocket calculators?</p>,TTL,CMOS,ECL,Both (a) and (c),,B, <p>Because of low power consumption CMOS is used in pocket calculators.</p> 
