# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../cie_question.srcs/sources_1/new/q1.v"
verilog xil_defaultlib  "../../../cie_question.srcs/sim_1/new/tb_q1.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
