<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>selection_sort_design_selection_sort_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">selection_sort_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">selection_sort_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>selection_sort_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 13 15:55:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a243d40d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a243d40d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>selection_sort_design_selection_sort_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 13 15:55:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a243d40d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>selection_sort_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 13 15:55:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a10ceecb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>selection_sort_design_selection_sort_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 13 15:55:12 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a10ceecb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ram_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sort_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_output</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="unsigned(7 downto 0)">
        <spirit:name>length</spirit:name>
        <spirit:displayName>Length</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.length" spirit:bitStringLength="8">&quot;00010000&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/addr_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/comparator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/data_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/top_selection_sort.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/hdl/selection_sort_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/selection_sort_design_selection_sort_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/addr_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/comparator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/data_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/src/top_selection_sort.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/adc9/hdl/selection_sort_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/selection_sort_design_selection_sort_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A block which sorts a specified section of RAM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">selection_sort_design_selection_sort_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>length</spirit:name>
      <spirit:displayName>Length</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.length" spirit:bitStringLength="8">&quot;00010000&quot;</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>selection_sort_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4998dd26_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75afed2f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7105e4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50453c9d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbb85a8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8b1035_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdc4e91_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f8569c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c84ae4f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548e9dd_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e93b3c9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490c7bee_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575010cc_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cf661e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c5f0a3_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9d7679_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5126ad_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e71b516_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d78d6c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24154c7c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761f1150_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ade625c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2e83b8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24641e44_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702b04f7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb1959d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1271950c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc21299_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315b807_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe1d1ab_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f2ffe1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfe2210_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2bb724_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f34f17c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5159408e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf95835_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723a51df_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a66f80_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c97d8f2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462ce108_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b10fff4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a42538_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34502644_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304715c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b14cd8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70010787_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e90c459_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae15375_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35384f01_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0a595d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591eddf9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395f45ca_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6382f5f1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76833e0c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df08433_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faf5cf7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2744b34e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8c7971_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b81b086_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b366603_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c8d09b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea3077_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b3cef2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94b7f2a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197e2570_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ff497b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc2d3df_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293e8842_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550c7ffe_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2da96_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41e462_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dadfd1e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd7c913_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7328e291_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496d0295_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cec2cfa_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7964d687_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d9b1db_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d5293f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17333f7b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503a2b6_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c3c324_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571a3a8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cd28ff_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c894889_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e46ce54_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4405a5aa_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e671b1b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e30e76_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c86ce02_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eab30c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c844e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ab9f45_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c046a2c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7c2fd1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3f4b85_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d67d8ca_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f83861_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad647a8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753c8b64_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96d787_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d8b340_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cb85b7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7091732c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff5d88e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fb82da_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@914cdc7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc60bc9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bbd85b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc362a7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695b7606_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e26fb2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef54884_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28735c13_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d57900a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f664044_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378ede7_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760bfaec_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323ceceb_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3904b22a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc6924b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56acbe74_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ced1bb3_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4479d4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26989f0b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e6f79_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c680e1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e7fe66_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e29cb3_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114ffcff_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364d4e65_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fdf5cb_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@879e864_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4191602d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b6c52a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4299b90e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60457869_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3121a36e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54539468_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7577d8d4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145257a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530c3c45_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515c81f0_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7900d088_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3022e2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f899c2b_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629b08_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d977a4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673c32d0_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d237d9a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121d76b3_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5590771d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0ac598_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bafc18_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4143a3d8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ad5186_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595e6f38_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63de4a_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762177ac_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5506974c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20acf4a9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7587f96e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d40814c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3360cd53_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a957f71_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab538c8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8de3a0_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@881ff41_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550edb9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771c05dc_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b84119_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fa5788_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723d97ba_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9f0a32_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c447e5d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a240578_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2425d4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dae30ff_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe69088_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d73988d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ea6810_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8292ee_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc65ade_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6c1eea_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575eebd3_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29be68e2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1159e587_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35acda37_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c263314_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@815a8d5_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678e4433_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3964344c_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101bc04_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c7d290_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747c0cc8_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479407dd_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273ed9ce_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e626b1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bfa42f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebf7777_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf61e65_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41157910_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fa671d_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3373fcc9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564b3ee4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1b6e73_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5155a484_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad0f903_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fa1e0f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ea5e2f_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ccd223_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4ee7d6_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f904998_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca1b6d9_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17159f64_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abc4434_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da23843_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e471a43_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549d0ff4_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f3dfc6_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3749aa6e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4fd8de_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7453bb16_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352b6da6_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@909d1e6_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4ef497_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf99c88_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d056c25_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678234fa_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8f0076_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2597aa26_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b5f5cd_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a4d25_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135e0ed1_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce160d2_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c64e2e_ARCHIVE_LOCATION">/home/oruud/VProjects/ip_repo/selection_sort_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cfcc4b60"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9986c626"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9686d437"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f3b8d1b5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
