TimeQuest Timing Analyzer report for n6480
Thu Mar 19 09:58:34 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 200.64 MHz ; 200.64 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -2.964 ; -849.510      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1465.186         ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                     ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.964 ; hsync_time[6]   ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.964 ; hsync_time[6]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 4.014      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.890 ; vsync_time[6]   ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.865      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.803 ; vsync_time[12]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.778      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.744 ; hsync_time[13]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.794      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.726 ; vsync_time[13]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.701      ;
; -2.719 ; n64_px_count[3] ; buffer_en_a      ; n64_clock    ; n64_clock   ; 1.000        ; 0.432      ; 4.187      ;
; -2.718 ; n64_px_count[1] ; buffer_en_a      ; n64_clock    ; n64_clock   ; 1.000        ; 0.432      ; 4.186      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[1]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[2]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[3]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[4]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[5]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[6]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[7]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[8]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[9]  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[10] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[11] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[12] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[13] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[14] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.711 ; hsync_time[14]  ; n64_px_count[15] ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 3.761      ;
; -2.670 ; n64_px_count[0] ; buffer_en_a      ; n64_clock    ; n64_clock   ; 1.000        ; 0.432      ; 4.138      ;
; -2.655 ; vsync_time[11]  ; n64_px_count[0]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.061     ; 3.630      ;
+--------+-----------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.416 ; out_blue[6]                                                                                                ; vga_blue[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.289      ; 0.971      ;
; 0.516 ; out_red[2]                                                                                                 ; vga_red[5]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; out_blue[1]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.523 ; out_green[4]                                                                                               ; vga_green[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; out_blue[6]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; out_blue[5]                                                                                                ; vga_blue[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; out_blue[3]                                                                                                ; vga_blue[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.791      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.553 ; out_blue[5]                                                                                                ; vga_blue[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.289      ; 1.108      ;
; 0.579 ; out_red[6]                                                                                                 ; vga_red[9]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.620      ; 1.465      ;
; 0.580 ; out_red[6]                                                                                                 ; vga_red[3]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.620      ; 1.466      ;
; 0.619 ; vga_px_count[9]                                                                                            ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.642      ; 1.527      ;
; 0.638 ; vga_px_count[4]                                                                                            ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.642      ; 1.546      ;
; 0.646 ; out_blue[0]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.912      ;
; 0.672 ; n64_pixel:rgb_decoder|blue_out[4]                                                                          ; buffer_in_b[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.523      ; 1.461      ;
; 0.676 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.006     ; 0.936      ;
; 0.692 ; out_green[1]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.267      ; 1.225      ;
; 0.705 ; n64_pixel:rgb_decoder|green_out[2]                                                                         ; buffer_in_a[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.692      ; 1.663      ;
; 0.706 ; out_red[3]                                                                                                 ; vga_red[6]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.267      ; 1.239      ;
; 0.710 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.006     ; 0.970      ;
; 0.713 ; vga_px_count[10]                                                                                           ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.642      ; 1.621      ;
; 0.727 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.026      ; 0.987      ;
; 0.741 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.026      ; 1.001      ;
; 0.755 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.987      ;
; 0.760 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.064     ; 0.962      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[3]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[5]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[6]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[8]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[10]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[12]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.766 ; n64_pixel:rgb_decoder|vsync_n_out                                                                          ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.567      ; 1.599      ;
; 0.769 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 1.001      ;
; 0.776 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.102     ; 0.940      ;
; 0.778 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 1.010      ;
; 0.795 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 3.167 ; 3.167 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.991 ; 2.991 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.963 ; 2.963 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.858 ; 2.858 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 3.005 ; 3.005 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 3.167 ; 3.167 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.817 ; 2.817 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.802 ; 2.802 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 3.303 ; 3.303 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.919 ; 0.919 ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.090 ; 0.090 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.919 ; 0.919 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -2.424 ; -2.424 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.557 ; -2.557 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.524 ; -2.524 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.581 ; -2.581 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.509 ; -2.509 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.704 ; -2.704 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.424 ; -2.424 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.492 ; -2.492 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -3.071 ; -3.071 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 1.770  ; 1.770  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.770  ; 1.770  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.940  ; 0.940  ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.997  ; 8.997  ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.997  ; 8.997  ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.789  ; 8.789  ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 8.941  ; 8.941  ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.647  ; 9.647  ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 9.143  ; 9.143  ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.679  ; 8.679  ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.349  ; 8.349  ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.263  ; 8.263  ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.203  ; 8.203  ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.548  ; 7.548  ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.240  ; 8.240  ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.143  ; 9.143  ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.122  ; 8.122  ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.305  ; 8.305  ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.329  ; 8.329  ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.792  ; 7.792  ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.371  ; 9.371  ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.829  ; 8.829  ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.180  ; 8.180  ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.468  ; 8.468  ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.465  ; 8.465  ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.808  ; 8.808  ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.371  ; 9.371  ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 8.453  ; 8.453  ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.727  ; 7.727  ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.170  ; 8.170  ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.548  ; 8.548  ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 10.445 ; 10.445 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.970  ; 8.970  ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.321  ; 8.321  ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.970  ; 8.970  ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.362  ; 8.362  ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.145  ; 8.145  ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.905  ; 8.905  ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.047  ; 8.047  ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.334  ; 8.334  ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.585  ; 8.585  ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.001  ; 8.001  ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.783  ; 8.783  ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.942  ; 7.942  ; Fall       ; n64_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.789  ; 8.789  ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.997  ; 8.997  ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.789  ; 8.789  ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 8.941  ; 8.941  ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.647  ; 9.647  ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.548  ; 7.548  ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.679  ; 8.679  ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.349  ; 8.349  ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.263  ; 8.263  ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.203  ; 8.203  ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.548  ; 7.548  ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.240  ; 8.240  ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.143  ; 9.143  ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.122  ; 8.122  ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.305  ; 8.305  ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.329  ; 8.329  ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.792  ; 7.792  ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.727  ; 7.727  ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.829  ; 8.829  ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.180  ; 8.180  ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.468  ; 8.468  ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.465  ; 8.465  ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.808  ; 8.808  ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.371  ; 9.371  ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 8.453  ; 8.453  ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.727  ; 7.727  ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.170  ; 8.170  ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.548  ; 8.548  ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 10.445 ; 10.445 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.001  ; 8.001  ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.321  ; 8.321  ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.970  ; 8.970  ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.362  ; 8.362  ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.145  ; 8.145  ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.905  ; 8.905  ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.047  ; 8.047  ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.334  ; 8.334  ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.585  ; 8.585  ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.001  ; 8.001  ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.783  ; 8.783  ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.942  ; 7.942  ; Fall       ; n64_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -258.557      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.208 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1465.186         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a8~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a16~porta_datain_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a4                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a2                    ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; out_blue[6]                                                                                                ; vga_blue[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.112      ; 0.472      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                        ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; vga_px_count[9]                                                                                            ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.319      ; 0.706      ;
; 0.237 ; out_red[2]                                                                                                 ; vga_red[5]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; out_blue[2]                                                                                                ; vga_blue[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; out_green[4]                                                                                               ; vga_green[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_blue[5]                                                                                                ; vga_blue[2]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_blue[6]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; out_blue[1]                                                                                                ; vga_blue[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; out_blue[3]                                                                                                ; vga_blue[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; out_red[6]                                                                                                 ; vga_red[3]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.310      ; 0.705      ;
; 0.243 ; out_red[6]                                                                                                 ; vga_red[9]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.310      ; 0.705      ;
; 0.245 ; vga_px_count[4]                                                                                            ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.319      ; 0.716      ;
; 0.271 ; n64_pixel:rgb_decoder|green_out[2]                                                                         ; buffer_in_a[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.360      ; 0.783      ;
; 0.283 ; vga_px_count[10]                                                                                           ; vga_hsync~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.319      ; 0.754      ;
; 0.288 ; out_blue[0]                                                                                                ; vga_blue[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.440      ;
; 0.293 ; out_blue[5]                                                                                                ; vga_blue[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.112      ; 0.557      ;
; 0.299 ; n64_pixel:rgb_decoder|blue_out[4]                                                                          ; buffer_in_b[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.247      ; 0.698      ;
; 0.314 ; out_green[1]                                                                                               ; vga_green[4]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.128      ; 0.594      ;
; 0.319 ; out_red[3]                                                                                                 ; vga_red[6]~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.128      ; 0.599      ;
; 0.327 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.014     ; 0.465      ;
; 0.333 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|clock_count[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.014     ; 0.471      ;
; 0.335 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.019      ; 0.492      ;
; 0.339 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.015      ; 0.492      ;
; 0.344 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.019      ; 0.501      ;
; 0.344 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.026     ; 0.470      ;
; 0.344 ; n64_pixel:rgb_decoder|blue_out[3]                                                                          ; buffer_in_a[3]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.350      ; 0.846      ;
; 0.348 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.015      ; 0.501      ;
; 0.351 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.015      ; 0.504      ;
; 0.352 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_b[19]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.316      ; 0.820      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; n64_pixel:rgb_decoder|red_out[5]                                                                           ; buffer_in_a[19]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.316      ; 0.824      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[13]                                                                                           ; n64_px_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[14]                                                                                           ; n64_px_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[7]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[3]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[9]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[0]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[2]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|cntr_fpf:cntr1|safe_q[5]                                     ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_px_count[3]                                                                                            ; vga_px_count[3]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_px_count[8]                                                                                            ; vga_px_count[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.523      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_hmm:auto_generated|altsyncram_ui81:altsyncram2|ram_block3a12~portb_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 1.944  ; 1.944  ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 1.882  ; 1.882  ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 1.855  ; 1.855  ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 1.810  ; 1.810  ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 1.855  ; 1.855  ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 1.944  ; 1.944  ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 1.786  ; 1.786  ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 1.776  ; 1.776  ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 1.992  ; 1.992  ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.330  ; 0.330  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -0.043 ; -0.043 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.330  ; 0.330  ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -1.642 ; -1.642 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.642 ; -1.642 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -1.637 ; -1.637 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -1.746 ; -1.746 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -1.613 ; -1.613 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -1.870 ; -1.870 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 1.040  ; 1.040  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.040  ; 1.040  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.559  ; 0.559  ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.713 ; 4.713 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.713 ; 4.713 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.599 ; 4.599 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 5.030 ; 5.030 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.716 ; 4.716 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.531 ; 4.531 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.324 ; 4.324 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.280 ; 4.280 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.068 ; 4.068 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.716 ; 4.716 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 4.325 ; 4.325 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 4.341 ; 4.341 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.195 ; 4.195 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.857 ; 4.857 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.629 ; 4.629 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.357 ; 4.357 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.457 ; 4.457 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.430 ; 4.430 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.571 ; 4.571 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.857 ; 4.857 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.417 ; 4.417 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.310 ; 4.310 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.484 ; 4.484 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 5.341 ; 5.341 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.390 ; 4.390 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.405 ; 4.405 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.344 ; 4.344 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.639 ; 4.639 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.393 ; 4.393 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.552 ; 4.552 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.238 ; 4.238 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.574 ; 4.574 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.264 ; 4.264 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.599 ; 4.599 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.713 ; 4.713 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.599 ; 4.599 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 5.030 ; 5.030 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.068 ; 4.068 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.531 ; 4.531 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.324 ; 4.324 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.280 ; 4.280 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.068 ; 4.068 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.716 ; 4.716 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 4.325 ; 4.325 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 4.341 ; 4.341 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.195 ; 4.195 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.629 ; 4.629 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.357 ; 4.357 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.457 ; 4.457 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.430 ; 4.430 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.571 ; 4.571 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.857 ; 4.857 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.417 ; 4.417 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.310 ; 4.310 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.484 ; 4.484 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 5.341 ; 5.341 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.238 ; 4.238 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.390 ; 4.390 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.405 ; 4.405 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.344 ; 4.344 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.639 ; 4.639 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.393 ; 4.393 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.552 ; 4.552 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.238 ; 4.238 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.574 ; 4.574 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.264 ; 4.264 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.964   ; 0.208 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -2.964   ; 0.208 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -849.51  ; 0.0   ; 0.0      ; 0.0     ; -1465.186           ;
;  n64_clock       ; -849.510 ; 0.000 ; N/A      ; N/A     ; -1465.186           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 3.167 ; 3.167 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.991 ; 2.991 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.963 ; 2.963 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.858 ; 2.858 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 3.005 ; 3.005 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 3.167 ; 3.167 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.817 ; 2.817 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.802 ; 2.802 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 3.303 ; 3.303 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.919 ; 0.919 ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.090 ; 0.090 ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.919 ; 0.919 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -1.642 ; -1.642 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -1.642 ; -1.642 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -1.637 ; -1.637 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -1.746 ; -1.746 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -1.613 ; -1.613 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -1.609 ; -1.609 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -1.870 ; -1.870 ; Fall       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 1.770  ; 1.770  ; Fall       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.770  ; 1.770  ; Fall       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.940  ; 0.940  ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.997  ; 8.997  ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.997  ; 8.997  ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 8.789  ; 8.789  ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 8.941  ; 8.941  ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.647  ; 9.647  ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 9.143  ; 9.143  ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.679  ; 8.679  ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.349  ; 8.349  ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.263  ; 8.263  ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.203  ; 8.203  ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 7.548  ; 7.548  ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.240  ; 8.240  ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 9.143  ; 9.143  ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.122  ; 8.122  ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.305  ; 8.305  ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.329  ; 8.329  ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.792  ; 7.792  ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.371  ; 9.371  ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.829  ; 8.829  ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.180  ; 8.180  ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.468  ; 8.468  ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.465  ; 8.465  ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.808  ; 8.808  ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.371  ; 9.371  ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 8.453  ; 8.453  ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.727  ; 7.727  ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.170  ; 8.170  ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.548  ; 8.548  ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 10.445 ; 10.445 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.970  ; 8.970  ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 8.321  ; 8.321  ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 8.970  ; 8.970  ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 8.362  ; 8.362  ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.145  ; 8.145  ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.905  ; 8.905  ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.047  ; 8.047  ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.334  ; 8.334  ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.585  ; 8.585  ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.001  ; 8.001  ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.783  ; 8.783  ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.942  ; 7.942  ; Fall       ; n64_clock       ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 4.599 ; 4.599 ; Fall       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 4.713 ; 4.713 ; Fall       ; n64_clock       ;
;  led[2]       ; n64_clock  ; 4.599 ; 4.599 ; Fall       ; n64_clock       ;
;  led[3]       ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 5.030 ; 5.030 ; Fall       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.068 ; 4.068 ; Fall       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.531 ; 4.531 ; Fall       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 4.324 ; 4.324 ; Fall       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 4.280 ; 4.280 ; Fall       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 4.068 ; 4.068 ; Fall       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 4.389 ; 4.389 ; Fall       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 4.716 ; 4.716 ; Fall       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 4.325 ; 4.325 ; Fall       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 4.341 ; 4.341 ; Fall       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.195 ; 4.195 ; Fall       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.629 ; 4.629 ; Fall       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.357 ; 4.357 ; Fall       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.457 ; 4.457 ; Fall       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.430 ; 4.430 ; Fall       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.571 ; 4.571 ; Fall       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.857 ; 4.857 ; Fall       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.417 ; 4.417 ; Fall       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.134 ; 4.134 ; Fall       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.310 ; 4.310 ; Fall       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.484 ; 4.484 ; Fall       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 5.341 ; 5.341 ; Fall       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.238 ; 4.238 ; Fall       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.390 ; 4.390 ; Fall       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.670 ; 4.670 ; Fall       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.405 ; 4.405 ; Fall       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.344 ; 4.344 ; Fall       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.639 ; 4.639 ; Fall       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.295 ; 4.295 ; Fall       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.393 ; 4.393 ; Fall       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.552 ; 4.552 ; Fall       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.238 ; 4.238 ; Fall       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.574 ; 4.574 ; Fall       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.264 ; 4.264 ; Fall       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2524     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 1212     ; 386      ; 84       ; 2524     ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 19 09:58:33 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.964
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.964      -849.510 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1465.186 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -258.557 n64_clock 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.208         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1465.186 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Thu Mar 19 09:58:34 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


