// Seed: 3241469761
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2
);
  final begin : LABEL_0
    id_4 = 1;
  end
  module_2 modCall_1 ();
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output logic id_2,
    input logic id_3,
    input wand id_4,
    output wire id_5
);
  initial begin : LABEL_0
    id_2 <= id_3;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
endmodule
module module_2;
  wire id_1;
  assign module_0.id_0 = 0;
endmodule
module module_3;
  assign id_1 = id_1;
  assign id_1[""+:1] = id_1;
  wire id_2;
  module_2 modCall_1 ();
endmodule
