<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='117' ll='120' type='const llvm::MachineInstrBuilder &amp; llvm::MachineInstrBuilder::addDef(llvm::Register RegNo, unsigned int Flags = 0, unsigned int SubReg = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='116'>/// Add a virtual register definition operand.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='76' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='79' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='82' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='928' u='c' c='_ZN4llvm14CombinerHelper28applyCombineIndexedLoadStoreERNS_12MachineInstrERNS_25IndexedLoadStoreMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='931' u='c' c='_ZN4llvm14CombinerHelper28applyCombineIndexedLoadStoreERNS_12MachineInstrERNS_25IndexedLoadStoreMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='932' u='c' c='_ZN4llvm14CombinerHelper28applyCombineIndexedLoadStoreERNS_12MachineInstrERNS_25IndexedLoadStoreMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2838' u='c' c='_ZN4llvm14CombinerHelper36matchHoistLogicOpWithSameOpcodeHandsERNS_12MachineInstrERNS_25InstructionStepsMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2845' u='c' c='_ZN4llvm14CombinerHelper36matchHoistLogicOpWithSameOpcodeHandsERNS_12MachineInstrERNS_25InstructionStepsMatchInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1086' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1645' u='c' c='_ZN4llvm15LegalizerHelper24widenScalarUnmergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1648' u='c' c='_ZN4llvm15LegalizerHelper24widenScalarUnmergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3293' u='c' c='_ZN4llvm15LegalizerHelper31fewerElementsVectorMultiEltTypeERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3301' u='c' c='_ZN4llvm15LegalizerHelper31fewerElementsVectorMultiEltTypeERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3545' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorPhiERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3618' u='c' c='_ZN4llvm15LegalizerHelper32fewerElementsVectorUnmergeValuesERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4384' u='c' c='_ZN4llvm15LegalizerHelper18moreElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4388' u='c' c='_ZN4llvm15LegalizerHelper18moreElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='252' u='c' c='_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='285' u='c' c='_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='699' u='c' c='_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='784' u='c' c='_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessENS_8RegisterES1_S1_S1_S1_RNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='783' u='c' c='_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessENS_8RegisterES1_S1_S1_S1_RNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='809' u='c' c='_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgENS_8RegisterES1_S1_S1_RNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='936' u='c' c='_ZN4llvm16MachineIRBuilder17buildBlockAddressENS_8RegisterEPKNS_12BlockAddressE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='165' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKNS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='195' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKNS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='205' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKNS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='573' u='c' c='_ZN12_GLOBAL__N_119AArch64ExpandPseudo16expandSetTagLoopERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='580' u='c' c='_ZN12_GLOBAL__N_119AArch64ExpandPseudo16expandSetTagLoopERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='846' u='c' c='_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='498' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5130' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5129' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5136' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5142' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='3002' u='c' c='_ZN12_GLOBAL__N_112TagStoreEdit8emitLoopEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='3001' u='c' c='_ZN12_GLOBAL__N_112TagStoreEdit8emitLoopEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='3017' u='c' c='_ZN12_GLOBAL__N_112TagStoreEdit8emitLoopEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='3028' u='c' c='_ZN12_GLOBAL__N_112TagStoreEdit8emitLoopEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1770' u='c' c='_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1766' u='c' c='_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1812' u='c' c='_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1808' u='c' c='_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='232' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='370' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='376' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='393' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='399' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='405' u='c' c='_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='453' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='577' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='126' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEN4llvm10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='996' u='c' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='900' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1826' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectVaStartDarwinERN4llvm12MachineInstrERNS1_15MachineFunctionERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1863' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21materializeLargeCMValERN4llvm12MachineInstrEPKNS1_5ValueEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2506' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2621' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2897' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3285' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3648' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3656' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3662' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='177' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1281' u='c' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='326' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='360' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='365' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='875' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1663' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1668' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3919' u='c' c='_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3922' u='c' c='_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3929' u='c' c='_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3939' u='c' c='_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3944' u='c' c='_ZL9buildRSRCRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoEjjNS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4024' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1730' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2234' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2480' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3811' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3852' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3963' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4607' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4651' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4656' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='679' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='678' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='774' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='803' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='811' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='888' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='898' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='982' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='991' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1020' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1027' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1045' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1115' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1481' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1854' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1864' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1867' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1870' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1812' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1884' u='c' c='_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1888' u='c' c='_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5267' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5274' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='563' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='562' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='477' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='495' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='599' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='696' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='793' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='887' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='937' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='936' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1108' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1378' u='c' c='_ZNK12_GLOBAL__N_119ARMLowOverheadLoops16RevertLoopEndDecEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1458' u='c' c='_ZN12_GLOBAL__N_119ARMLowOverheadLoops15ExpandLoopStartERNS_15LowOverheadLoopE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1609' u='c' c='_ZN12_GLOBAL__N_119ARMLowOverheadLoops6ExpandERNS_15LowOverheadLoopE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='453' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='419' u='c' c='_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='425' u='c' c='_ZNK4llvm19Thumb1FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='796' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='846' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='852' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='873' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='904' u='c' c='_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='916' u='c' c='_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='129' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='534' u='c' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='599' u='c' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4753' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4756' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4763' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4765' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4770' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4774' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4800' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4803' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4809' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4813' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4816' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4832' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4834' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4839' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4843' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4845' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4850' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4854' u='c' c='_ZNK4llvm18MipsTargetLowering9emitLDR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4883' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4885' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4897' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_WERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4935' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4938' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4950' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4953' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4957' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4975' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4977' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4981' u='c' c='_ZNK4llvm18MipsTargetLowering9emitSTR_DERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='276' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector18buildUnalignedLoadERN4llvm12MachineInstrEjNS1_8RegisterERNS1_14MachineOperandEjS4_PNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='375' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='383' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='392' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='404' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='482' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='519' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='527' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='558' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='565' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='577' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='652' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='658' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='670' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='694' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='705' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='713' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='726' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='736' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='873' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='889' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='910' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='134' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel13emitMCountABIERNS_12MachineInstrERNS_17MachineBasicBlockERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='142' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel13emitMCountABIERNS_12MachineInstrERNS_17MachineBasicBlockERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='147' u='c' c='_ZN4llvm18MipsSEDAGToDAGISel13emitMCountABIERNS_12MachineInstrERNS_17MachineBasicBlockERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='863' u='c' c='_ZNK4llvm16PPCFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='862' u='c' c='_ZNK4llvm16PPCFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11227' u='c' c='_ZNK4llvm17PPCTargetLowering16emitProbedAllocaERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='316' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='437' u='c' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='837' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass17rewriteArithmeticERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS13341914'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33055' u='c' c='_ZNK4llvm17X86TargetLowering24emitSetJmpShadowStackFixERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34099' u='c' c='_ZNK4llvm17X86TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='257' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='883' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1660' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/X86/Target.cpp' l='816' u='c' c='_ZNK4llvm8exegesis12_GLOBAL__N_117ExegesisX86Target27decrementLoopCounterAndJumpERNS_17MachineBasicBlockES4_RKNS_11MCInstrInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/CSETest.cpp' l='94' u='c' c='_ZN12_GLOBAL__N_131AArch64GISelMITest_TestCSE_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='852' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='861' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
