\begin{lstlisting}[language=verilog,caption={Algorytm Goertzla -- pÄ™tla},label={lst:loop}]
always @(posedge clock)
begin
	if (sample_counter != sample_counter_test)
		i <= 0;
	else
		i <= i+1;

	sample_counter_test <= sample_counter;

	if ( (i == 0) && (sample_counter == 0) )
	begin
		q0 <= 64'd0;
		q1 <= 64'd0;
		q2 <= 64'd0;
	end

	case (i)
		0:
			begin
				int32fp64conv_i1_aclr <= 1;
				fpmult_i1_aclr <= 1;
				fpadd_i1_aclr <= 1;
				fpsub_i1_aclr <= 1;
			end
		10: int32fp64conv_i1_aclr <= 0;
		20:	fpmult_i1_aclr <= 0;
		30: fpsub_i1_aclr <= 0;
		40: fpadd_i1_aclr <= 0;
		94: q0 <= fpadd_i1_result;
		95: q2 <= q1;
		96: q1 <= q0;
	endcase
end
\end{lstlisting}
%\hrule
\vspace{10pt}

