m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim
Emem_reg
Z1 w1621335160
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
!i122 0
R0
Z5 8C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd
Z6 FC:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd
l0
L7 1
V^b9];00_9=2T<3NB2alYF2
!s100 Jz62:blOR[^P=YXS]LOHT1
Z7 OV;C;2020.1;71
33
Z8 !s110 1621336928
!i10b 1
Z9 !s108 1621336928.000000
Z10 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd|
Z11 !s107 C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd|
!i113 1
Z12 o-2008 -work work
Z13 tExplicit 1 CvgOpt 0
Abdf_type
R2
R3
R4
DEx4 work 7 mem_reg 0 22 ^b9];00_9=2T<3NB2alYF2
!i122 0
l28
L16 25
V8jVRAfl57b<=6OkJnNiDQ2
!s100 lD]BEJ4Oebom`WX=I<BX53
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etestbench_mem_reg
Z14 w1621336916
Z15 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z17 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R2
!i122 1
R0
Z18 8C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_mem_reg.vhd
Z19 FC:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_mem_reg.vhd
l0
L8 1
Vc_fmGGNe`c;QiKBZMFm4j3
!s100 c`j?lU88233YKZ5E^`mL^1
R7
33
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_mem_reg.vhd|
!s107 C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_mem_reg.vhd|
!i113 1
R12
R13
Atestbench_mem_reg_arch
R15
R16
R17
R3
R2
DEx4 work 17 testbench_mem_reg 0 22 c_fmGGNe`c;QiKBZMFm4j3
!i122 1
l28
L11 119
V9:28o_UQTdc68ZkWj[^c22
!s100 jjSCai6HU^j4HNAZD9J=C2
R7
33
R8
!i10b 1
R9
R20
Z21 !s107 C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_mem_reg.vhd|
!i113 1
R12
R13
