<div id="pfe3" class="pf w0 h0" data-page-no="e3"><div class="pc pce3 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bge3.png"/><div class="t m0 x5f h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 13-7.<span class="_ _1a"> </span>Power mode transition triggers (continued)</div><div class="t m0 xb9 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Transition #<span class="_ _51"> </span>From<span class="_ _7f"> </span>To<span class="_ _49"> </span>Trigger conditions</div><div class="t m0 x2 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _df"> </span>RUN<span class="_ _18"> </span>LLS<span class="_ _47"> </span>PMPROT[ALLS]=1, PMCTRL[STOPM]=011, Sleep-now or</div><div class="t m0 x2d h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">sleep-on-exit modes entered with SLEEPDEEP set, which is</div><div class="t m0 x2d h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">controlled in System Control Register in ARM core.</div><div class="t m0 x4 h7 y1aa ff2 fs4 fc0 sc0 ls0 ws0">LLS<span class="_ _18"> </span>RUN<span class="_ _3e"> </span>Wakeup from enabled LLWU input source or RESET pin.</div><div class="t m0 x2 h7 y103c ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _7f"> </span>VLPR<span class="_ _7d"> </span>LLS<span class="_ _95"> </span>PMPROT[ALLS]=1, PMCTRL[STOPM]=011, Sleep-now or</div><div class="t m0 x2d h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">sleep-on-exit modes entered with SLEEPDEEP set, which is</div><div class="t m0 x2d h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">controlled in System Control Register in ARM core.</div><div class="t m0 x9 h7 y11a7 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>If debug is enabled, the core clock remains to support debug.</div><div class="t m0 x9 h7 y11a8 ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>If PMCTRL[STOPM]=000 and STOPCTRL[PSTOPO]=01 or 10, then only a Partial Stop mode is entered instead of STOP</div><div class="t m0 x9 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">3.<span class="_ _68"> </span>If PMCTRL[STOPM]=000 and STOPCTRL[PSTOPO]=00, then VLPS mode is entered instead of STOP. If</div><div class="t m0 x52 h7 y11aa ff2 fs4 fc0 sc0 ls0 ws0">PMCTRL[STOPM]=000 and STOPCTRL[PSTOPO]=01 or 10, then only a Partial Stop mode is entered instead of VLPS</div><div class="t m0 x9 he y1447 ff1 fs1 fc0 sc0 ls0 ws0">13.4.2<span class="_ _b"> </span>Power mode entry/exit sequencing</div><div class="t m0 x9 hf y1448 ff3 fs5 fc0 sc0 ls0 ws0">When entering or exiting low-power modes, the system must conform to an orderly</div><div class="t m0 x9 hf y1449 ff3 fs5 fc0 sc0 ls0 ws0">sequence to manage transitions safely. The SMC manages the system&apos;s entry into and exit</div><div class="t m0 x9 hf y144a ff3 fs5 fc0 sc0 ls0 ws0">from all power modes. The following diagram illustrates the connections of the SMC</div><div class="t m0 x9 hf y144b ff3 fs5 fc0 sc0 ls0 ws0">with other system components in the chip that are necessary to sequence the system</div><div class="t m0 x9 hf y144c ff3 fs5 fc0 sc0 ls0 ws0">through all power modes.</div><div class="t m0 xa4 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>227</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
