Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep  5 12:24:40 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_1a_top_level_timing_summary_routed.rpt -pb lab_1a_top_level_timing_summary_routed.pb -rpx lab_1a_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_1a_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.081ns  (logic 5.083ns (45.867%)  route 5.998ns (54.133%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  switches_inputs[8] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  switches_inputs_IBUF[8]_inst/O
                         net (fo=1, routed)           2.961     4.415    SWITCHES/switches_inputs_IBUF[1]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.539 r  SWITCHES/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.038     7.577    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.081 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.081    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 5.102ns (55.501%)  route 4.090ns (44.499%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_inputs_IBUF[15]_inst/O
                         net (fo=1, routed)           1.736     3.192    SWITCHES/switches_inputs_IBUF[8]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.316 r  SWITCHES/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.354     5.671    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.192 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.192    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 5.111ns (56.428%)  route 3.946ns (43.572%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  switches_inputs_IBUF[12]_inst/O
                         net (fo=1, routed)           1.638     3.106    SWITCHES/switches_inputs_IBUF[5]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.230 r  SWITCHES/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.309     5.539    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.057 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.057    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.981ns  (logic 5.084ns (56.613%)  route 3.896ns (43.387%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switches_inputs_IBUF[13]_inst/O
                         net (fo=1, routed)           1.592     3.045    SWITCHES/switches_inputs_IBUF[6]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.169 r  SWITCHES/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.304     5.473    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.981 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.981    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 5.095ns (60.695%)  route 3.299ns (39.305%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  switches_inputs_IBUF[14]_inst/O
                         net (fo=1, routed)           1.390     2.845    SWITCHES/switches_inputs_IBUF[7]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     2.969 r  SWITCHES/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.878    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.394 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.394    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 5.092ns (61.271%)  route 3.218ns (38.729%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switches_inputs_IBUF[11]_inst/O
                         net (fo=1, routed)           1.349     2.813    SWITCHES/switches_inputs_IBUF[4]
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     2.937 r  SWITCHES/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.806    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.310 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.310    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 5.107ns (62.252%)  route 3.097ns (37.748%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_inputs_IBUF[10]_inst/O
                         net (fo=1, routed)           1.245     2.703    SWITCHES/switches_inputs_IBUF[3]
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.827 r  SWITCHES/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.852     4.679    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.204 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.204    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 5.084ns (62.339%)  route 3.072ns (37.661%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  switches_inputs_IBUF[9]_inst/O
                         net (fo=1, routed)           1.260     2.712    SWITCHES/switches_inputs_IBUF[2]
    SLICE_X65Y41         LUT1 (Prop_lut1_I0_O)        0.124     2.836 r  SWITCHES/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.812     4.648    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.156 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.156    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 5.082ns (63.294%)  route 2.947ns (36.706%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.070     2.523    SWITCHES/switches_inputs_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.647 r  SWITCHES/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.877     4.524    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.029 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.029    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.991ns (62.843%)  route 2.951ns (37.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           2.951     4.412    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.942 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.942    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.425ns (75.992%)  route 0.450ns (24.008%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=1, routed)           0.450     0.668    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.875 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.875    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.450ns (77.233%)  route 0.427ns (22.767%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=1, routed)           0.427     0.661    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.877 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.877    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.429ns (76.078%)  route 0.449ns (23.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=1, routed)           0.449     0.676    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.878 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.878    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.427ns (75.215%)  route 0.470ns (24.785%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.470     0.687    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.897 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.897    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.434ns (75.308%)  route 0.470ns (24.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.470     0.702    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.904 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.904    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.429ns (74.898%)  route 0.479ns (25.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.698    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.907 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.907    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.480ns (65.433%)  route 0.782ns (34.567%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           0.355     0.584    SWITCHES/led[0][0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.629 r  SWITCHES/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.056    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.262 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.262    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.460ns (64.089%)  route 0.818ns (35.911%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           0.818     1.047    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.278 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.278    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.475ns (63.145%)  route 0.861ns (36.855%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  switches_inputs_IBUF[9]_inst/O
                         net (fo=1, routed)           0.482     0.702    SWITCHES/switches_inputs_IBUF[2]
    SLICE_X65Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.747 r  SWITCHES/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.126    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.335 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.335    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.497ns (63.037%)  route 0.878ns (36.963%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 f  switches_inputs_IBUF[10]_inst/O
                         net (fo=1, routed)           0.471     0.697    SWITCHES/switches_inputs_IBUF[3]
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.742 r  SWITCHES/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.149    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.375 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.375    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





