// Seed: 1500520020
module module_0 (
    input tri0 id_0,
    output tri0 id_1
    , id_16,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    output supply1 id_11,
    output uwire id_12,
    output wand id_13,
    output wand id_14
);
  id_17(
      .id_0(id_0), .id_1(1), .id_2(id_0), .id_3(id_9), .id_4(""), .id_5(id_10)
  );
  logic [7:0] id_18;
  assign id_18[1 : ~1] = 1;
  wire id_19;
  assign id_14 = 1;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    output wire id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output tri1 id_12,
    input wand id_13,
    input tri id_14,
    output supply0 id_15,
    input tri0 id_16
);
  assign id_3 = id_11;
  wire id_18;
  module_0(
      id_7,
      id_2,
      id_6,
      id_14,
      id_13,
      id_13,
      id_13,
      id_10,
      id_11,
      id_10,
      id_10,
      id_15,
      id_15,
      id_12,
      id_4
  );
  wire id_19;
endmodule
