// Seed: 1442667767
module module_0 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2
    , id_7,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5
);
  wire id_8;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output wand  id_7,
    output tri   id_8,
    output tri0  id_9
);
  assign id_7 = 1;
  and (id_2, id_6, id_3, id_0, id_11, id_5, id_4);
  wire id_11;
  module_0(
      id_2, id_3, id_1, id_1, id_7, id_1
  );
endmodule
