

================================================================
== Vivado HLS Report for 'conv_2d'
================================================================
* Date:           Wed Jan 29 12:50:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.047 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102| 20.510 us | 20.510 us |  4102|  4102|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                 Instance                |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |I_val_val_V_I_read_0_bundle_acti_fu_284  |I_read_0_bundle_acti  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4100|     4100|         6|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     765|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     143|    -|
|Register         |        0|      -|    1062|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    1062|     972|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+----------------------+---------+-------+---+----+-----+
    |                 Instance                |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------------+----------------------+---------+-------+---+----+-----+
    |I_val_val_V_I_read_0_bundle_acti_fu_284  |I_read_0_bundle_acti  |        0|      0|  0|   0|    0|
    +-----------------------------------------+----------------------+---------+-------+---+----+-----+
    |Total                                    |                      |        0|      0|  0|   0|    0|
    +-----------------------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |I_write_0_f5_vals_U   |conv_2d_I_write_0bkb  |        1|  0|   0|    0|    61|   32|     1|         1952|
    |I_write_0_f11_vals_U  |conv_2d_I_write_0bkb  |        1|  0|   0|    0|    61|   32|     1|         1952|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        2|  0|   0|    0|   122|   64|     2|         3904|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln303_1_fu_429_p2              |     +    |      0|  0|  15|           7|           1|
    |add_ln303_fu_306_p2                |     +    |      0|  0|  20|          13|           1|
    |add_ln61_1_fu_350_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln61_fu_324_p2                 |     +    |      0|  0|  39|          32|           1|
    |add_ln68_1_fu_678_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln68_2_fu_682_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln68_3_fu_672_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln68_4_fu_687_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln68_5_fu_691_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln68_6_fu_696_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln68_fu_666_p2                 |     +    |      0|  0|  39|          32|          32|
    |addr_3_fu_338_p2                   |     +    |      0|  0|  39|          32|           6|
    |addr_fu_312_p2                     |     +    |      0|  0|  39|          32|           6|
    |c1_fu_549_p2                       |     +    |      0|  0|  15|           7|           1|
    |v_val_V_fu_700_p2                  |     +    |      0|  0|  32|          32|          32|
    |and_ln309_fu_543_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln303_fu_300_p2               |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln304_fu_415_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln309_1_fu_461_p2             |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln309_2_fu_537_p2             |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln309_fu_445_p2               |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln51_1_fu_505_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln51_fu_483_p2                |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln61_1_fu_344_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln61_fu_318_p2                |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |I_write_0_f11_write_s_fu_330_p3    |  select  |      0|  0|  32|           1|           1|
    |I_write_0_f5_write_a_fu_356_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln303_fu_475_p3             |  select  |      0|  0|   7|           1|           7|
    |select_ln309_1_fu_467_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln309_fu_421_p3             |  select  |      0|  0|   7|           1|           1|
    |select_ln51_1_fu_510_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln51_fu_488_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 765|         592|         406|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_phi_mux_rem_1_phi_fu_254_p4           |   9|          2|   32|         64|
    |ap_phi_mux_rem_phi_fu_242_p4             |   9|          2|   32|         64|
    |ap_sig_allocacmp_I_write_0_f14_vals_0_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_I_write_0_f2_vals_0_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_I_write_0_f8_vals_0_1   |   9|          2|   32|         64|
    |c0_0_reg_262                             |   9|          2|    7|         14|
    |c1_0_reg_273                             |   9|          2|    7|         14|
    |in_values_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_227                   |   9|          2|   13|         26|
    |out_values_V_blk_n                       |   9|          2|    1|          2|
    |rem_1_reg_250                            |   9|          2|   32|         64|
    |rem_reg_238                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 143|         32|  256|        514|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |I_write_0_f10_vals_0_1_reg_792    |  32|   0|   32|          0|
    |I_write_0_f10_vals_0_fu_144       |  32|   0|   32|          0|
    |I_write_0_f11_write_s_reg_771     |  32|   0|   32|          0|
    |I_write_0_f14_vals_0_fu_152       |  32|   0|   32|          0|
    |I_write_0_f16_vals_0_1_reg_797    |  32|   0|   32|          0|
    |I_write_0_f16_vals_0_fu_156       |  32|   0|   32|          0|
    |I_write_0_f2_vals_0_fu_128        |  32|   0|   32|          0|
    |I_write_0_f4_vals_0_1_reg_787     |  32|   0|   32|          0|
    |I_write_0_f4_vals_0_fu_132        |  32|   0|   32|          0|
    |I_write_0_f5_write_a_reg_782      |  32|   0|   32|          0|
    |I_write_0_f8_vals_0_fu_140        |  32|   0|   32|          0|
    |add_ln68_2_reg_861                |  32|   0|   32|          0|
    |add_ln68_3_reg_856                |  32|   0|   32|          0|
    |add_ln68_3_reg_856_pp0_iter3_reg  |  32|   0|   32|          0|
    |add_ln68_5_reg_866                |  32|   0|   32|          0|
    |add_ln68_reg_851                  |  32|   0|   32|          0|
    |addr_3_reg_776                    |  32|   0|   32|          0|
    |addr_reg_765                      |  32|   0|   32|          0|
    |and_ln309_reg_817                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |c0_0_reg_262                      |   7|   0|    7|          0|
    |c1_0_reg_273                      |   7|   0|    7|          0|
    |icmp_ln303_reg_756                |   1|   0|    1|          0|
    |indvar_flatten_reg_227            |  13|   0|   13|          0|
    |rem_1_reg_250                     |  32|   0|   32|          0|
    |rem_reg_238                       |  32|   0|   32|          0|
    |v2_val_V_reg_826                  |  32|   0|   32|          0|
    |v3_val_V_reg_831                  |  32|   0|   32|          0|
    |v6_val_V_reg_836                  |  32|   0|   32|          0|
    |v7_val_V_reg_841                  |  32|   0|   32|          0|
    |v8_val_V_reg_846                  |  32|   0|   32|          0|
    |v_val_V_reg_871                   |  32|   0|   32|          0|
    |val_read_assign_3_fu_148          |  32|   0|   32|          0|
    |val_read_assign_7_fu_136          |  32|   0|   32|          0|
    |and_ln309_reg_817                 |  64|  32|    1|          0|
    |icmp_ln303_reg_756                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1062|  64|  936|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2d   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2d   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2d   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2d   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2d   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2d   | return value |
|in_values_V_dout     |  in |   32|   ap_fifo  |  in_values_V |    pointer   |
|in_values_V_empty_n  |  in |    1|   ap_fifo  |  in_values_V |    pointer   |
|in_values_V_read     | out |    1|   ap_fifo  |  in_values_V |    pointer   |
|out_values_V_din     | out |   32|   ap_fifo  | out_values_V |    pointer   |
|out_values_V_full_n  |  in |    1|   ap_fifo  | out_values_V |    pointer   |
|out_values_V_write   | out |    1|   ap_fifo  | out_values_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

