Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 15 15:27:02 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  251         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (251)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (251)
5. checking no_input_delay (13)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (251)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_50MHz (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (251)
--------------------------------------------------
 There are 251 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  255          inf        0.000                      0                  255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.318ns  (logic 4.747ns (33.154%)  route 9.571ns (66.846%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.126    genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.348 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_65/O[0]
                         net (fo=3, routed)           1.280     8.628    genblk1[10].note_proc_inst/note_inst/count_reg[14]_4[0]
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.299     8.927 r  genblk1[10].note_proc_inst/note_inst/sreg[15]_i_39/O
                         net (fo=1, routed)           0.473     9.401    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5_0[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.908 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.908    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.130 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.817    10.947    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_10_n_7
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.299    11.246 r  genblk1[1].note_proc_inst/note_inst/sreg[15]_i_4/O
                         net (fo=2, routed)           0.881    12.127    genblk1[1].note_proc_inst/note_inst/sreg[15]_i_4_n_0
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.124    12.251 r  genblk1[1].note_proc_inst/note_inst/sreg[15]_i_8/O
                         net (fo=1, routed)           0.000    12.251    genblk1[1].note_proc_inst/note_inst/sreg[15]_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.894 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_2/O[3]
                         net (fo=1, routed)           1.117    14.011    dac_inst/mixed_audio[14]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.307    14.318 r  dac_inst/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000    14.318    dac_inst/p_0_in[15]
    SLICE_X10Y68         FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.098ns  (logic 4.852ns (34.416%)  route 9.246ns (65.584%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.346 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[1]
                         net (fo=3, routed)           1.017     8.364    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[1]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.303     8.667 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_15/O
                         net (fo=1, routed)           0.467     9.134    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[2]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.532 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.532    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.754 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13/O[0]
                         net (fo=2, routed)           0.814    10.568    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13_n_7
    SLICE_X11Y63         LUT3 (Prop_lut3_I0_O)        0.299    10.867 r  genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5/O
                         net (fo=2, routed)           0.984    11.851    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.975 r  genblk1[1].note_proc_inst/note_inst/sreg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.975    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_9_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.508 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.508    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.831 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.961    13.792    dac_inst/mixed_audio[12]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.306    14.098 r  dac_inst/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000    14.098    dac_inst/p_0_in[13]
    SLICE_X10Y68         FDRE                                         r  dac_inst/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.088ns  (logic 4.676ns (33.191%)  route 9.412ns (66.809%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000     7.126    genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.348 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_65/O[0]
                         net (fo=3, routed)           1.280     8.628    genblk1[10].note_proc_inst/note_inst/count_reg[14]_4[0]
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.299     8.927 r  genblk1[10].note_proc_inst/note_inst/sreg[15]_i_39/O
                         net (fo=1, routed)           0.473     9.401    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5_0[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.908 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.908    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.130 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_10/O[0]
                         net (fo=2, routed)           0.817    10.947    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_10_n_7
    SLICE_X11Y64         LUT3 (Prop_lut3_I0_O)        0.299    11.246 r  genblk1[1].note_proc_inst/note_inst/sreg[15]_i_4/O
                         net (fo=2, routed)           0.881    12.127    genblk1[1].note_proc_inst/note_inst/sreg[15]_i_4_n_0
    SLICE_X10Y64         LUT4 (Prop_lut4_I3_O)        0.124    12.251 r  genblk1[1].note_proc_inst/note_inst/sreg[15]_i_8/O
                         net (fo=1, routed)           0.000    12.251    genblk1[1].note_proc_inst/note_inst/sreg[15]_i_8_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.829 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.958    13.787    dac_inst/mixed_audio[13]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.301    14.088 r  dac_inst/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.088    dac_inst/p_0_in[14]
    SLICE_X10Y68         FDRE                                         r  dac_inst/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.547ns  (logic 4.728ns (34.900%)  route 8.819ns (65.101%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.234 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[0]
                         net (fo=3, routed)           0.988     8.222    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[0]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.299     8.521 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_16/O
                         net (fo=1, routed)           0.481     9.002    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.539 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[2]
                         net (fo=2, routed)           1.055    10.594    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_5
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331    10.925 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3/O
                         net (fo=2, routed)           0.708    11.633    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.331    11.964 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7/O
                         net (fo=1, routed)           0.000    11.964    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.340 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.340    genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.655 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.585    13.240    dac_inst/mixed_audio[10]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.307    13.547 r  dac_inst/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000    13.547    dac_inst/p_0_in[11]
    SLICE_X9Y63          FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 4.620ns (34.203%)  route 8.888ns (65.797%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.234 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[0]
                         net (fo=3, routed)           0.988     8.222    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[0]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.299     8.521 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_16/O
                         net (fo=1, routed)           0.481     9.002    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.539 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[2]
                         net (fo=2, routed)           1.055    10.594    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_5
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331    10.925 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3/O
                         net (fo=2, routed)           0.708    11.633    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.331    11.964 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7/O
                         net (fo=1, routed)           0.000    11.964    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.340 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.340    genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.559 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.654    13.213    dac_inst/mixed_audio[7]
    SLICE_X11Y62         LUT4 (Prop_lut4_I3_O)        0.295    13.508 r  dac_inst/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.508    dac_inst/p_0_in[8]
    SLICE_X11Y62         FDRE                                         r  dac_inst/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.477ns  (logic 4.737ns (35.148%)  route 8.740ns (64.852%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.346 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[1]
                         net (fo=3, routed)           1.017     8.364    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[1]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.303     8.667 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_15/O
                         net (fo=1, routed)           0.467     9.134    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[2]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.532 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.532    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.754 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13/O[0]
                         net (fo=2, routed)           0.814    10.568    genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_13_n_7
    SLICE_X11Y63         LUT3 (Prop_lut3_I0_O)        0.299    10.867 r  genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5/O
                         net (fo=2, routed)           0.984    11.851    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_5_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.975 r  genblk1[1].note_proc_inst/note_inst/sreg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.975    genblk1[1].note_proc_inst/note_inst/sreg[11]_i_9_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.508 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.508    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.727 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.455    13.182    dac_inst/mixed_audio[11]
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.295    13.477 r  dac_inst/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000    13.477    dac_inst/p_0_in[12]
    SLICE_X10Y68         FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.376ns  (logic 4.735ns (35.399%)  route 8.641ns (64.601%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.234 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[0]
                         net (fo=3, routed)           0.988     8.222    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[0]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.299     8.521 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_16/O
                         net (fo=1, routed)           0.481     9.002    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.539 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[2]
                         net (fo=2, routed)           1.055    10.594    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_5
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331    10.925 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3/O
                         net (fo=2, routed)           0.708    11.633    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.331    11.964 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7/O
                         net (fo=1, routed)           0.000    11.964    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.340 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.340    genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.663 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.407    13.070    dac_inst/mixed_audio[8]
    SLICE_X11Y62         LUT4 (Prop_lut4_I3_O)        0.306    13.376 r  dac_inst/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.376    dac_inst/p_0_in[9]
    SLICE_X11Y62         FDRE                                         r  dac_inst/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.298ns  (logic 4.646ns (34.937%)  route 8.652ns (65.063%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.234 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[0]
                         net (fo=3, routed)           0.988     8.222    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[0]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.299     8.521 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_16/O
                         net (fo=1, routed)           0.481     9.002    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.539 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[2]
                         net (fo=2, routed)           1.055    10.594    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_5
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331    10.925 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3/O
                         net (fo=2, routed)           0.708    11.633    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.331    11.964 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7/O
                         net (fo=1, routed)           0.000    11.964    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.340 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.340    genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.579 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.418    12.997    dac_inst/mixed_audio[9]
    SLICE_X9Y63          LUT4 (Prop_lut4_I3_O)        0.301    13.298 r  dac_inst/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.298    dac_inst/p_0_in[10]
    SLICE_X9Y63          FDRE                                         r  dac_inst/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.193ns  (logic 4.292ns (32.532%)  route 8.901ns (67.468%))
  Logic Levels:           14  (CARRY4=5 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.012 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.012    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.234 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[15]_i_95/O[0]
                         net (fo=3, routed)           0.988     8.222    genblk1[10].note_proc_inst/note_inst/count_reg[14]_2[0]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.299     8.521 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_16/O
                         net (fo=1, routed)           0.481     9.002    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.539 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[2]
                         net (fo=2, routed)           1.055    10.594    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_5
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331    10.925 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3/O
                         net (fo=2, routed)           0.708    11.633    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_3_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.331    11.964 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7/O
                         net (fo=1, routed)           0.000    11.964    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_7_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.219 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.667    12.886    dac_inst/mixed_audio[6]
    SLICE_X11Y62         LUT4 (Prop_lut4_I3_O)        0.307    13.193 r  dac_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.193    dac_inst/p_0_in[7]
    SLICE_X11Y62         FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 3.800ns (31.975%)  route 8.084ns (68.025%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT1=1 LUT3=2 LUT4=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  genblk1[9].note_proc_inst/note_inst/count_reg[1]/Q
                         net (fo=3, routed)           1.107     1.563    genblk1[9].note_proc_inst/note_inst/count_reg[1]
    SLICE_X2Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.687 r  genblk1[9].note_proc_inst/note_inst/_carry_i_1__7/O
                         net (fo=1, routed)           0.905     2.592    genblk1[9].note_proc_inst/note_inst/_carry_i_1__7_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.074 r  genblk1[9].note_proc_inst/note_inst/_carry/O[0]
                         net (fo=1, routed)           0.936     4.010    genblk1[9].note_proc_inst/note_inst/_carry_n_7
    SLICE_X3Y58          LUT4 (Prop_lut4_I1_O)        0.299     4.309 r  genblk1[9].note_proc_inst/note_inst/sreg[11]_i_83/O
                         net (fo=2, routed)           1.239     5.547    genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41_3
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.124     5.671 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68/O
                         net (fo=2, routed)           0.816     6.487    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_68_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71/O
                         net (fo=1, routed)           0.000     6.611    genblk1[10].note_proc_inst/note_inst/sreg[11]_i_71_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.859 r  genblk1[10].note_proc_inst/note_inst/sreg_reg[11]_i_41/O[3]
                         net (fo=3, routed)           0.533     7.392    genblk1[10].note_proc_inst/note_inst/O[3]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.306     7.698 r  genblk1[10].note_proc_inst/note_inst/sreg[11]_i_17/O
                         net (fo=1, routed)           0.485     8.184    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_5_0[0]
    SLICE_X4Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     8.591 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11/O[1]
                         net (fo=2, routed)           1.050     9.641    genblk1[1].note_proc_inst/note_inst/sreg_reg[11]_i_11_n_6
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.331     9.972 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_4/O
                         net (fo=2, routed)           0.859    10.831    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_4_n_0
    SLICE_X10Y62         LUT4 (Prop_lut4_I3_O)        0.348    11.179 r  genblk1[1].note_proc_inst/note_inst/sreg[7]_i_8/O
                         net (fo=1, routed)           0.000    11.179    genblk1[1].note_proc_inst/note_inst/sreg[7]_i_8_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.429 r  genblk1[1].note_proc_inst/note_inst/sreg_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.154    11.583    dac_inst/mixed_audio[5]
    SLICE_X11Y62         LUT4 (Prop_lut4_I3_O)        0.301    11.884 r  dac_inst/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.884    dac_inst/p_0_in[6]
    SLICE_X11Y62         FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_inst/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[4]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[4]/Q
                         net (fo=1, routed)           0.158     0.304    dac_inst/sreg[4]
    SLICE_X9Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  dac_inst/sreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/p_0_in[5]
    SLICE_X9Y62          FDRE                                         r  dac_inst/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[6]/C
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[6]/Q
                         net (fo=1, routed)           0.158     0.304    dac_inst/sreg[6]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  dac_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/p_0_in[7]
    SLICE_X11Y62         FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].note_proc_inst/note_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].note_proc_inst/note_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  genblk1[10].note_proc_inst/note_inst/count_reg[4]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[10].note_proc_inst/note_inst/count_reg[4]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[10].note_proc_inst/note_inst/count_reg[4]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[10].note_proc_inst/note_inst/count_reg[1]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[10].note_proc_inst/note_inst/count_reg[1]_i_1__3_n_4
    SLICE_X3Y54          FDRE                                         r  genblk1[10].note_proc_inst/note_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].note_proc_inst/note_inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].note_proc_inst/note_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE                         0.000     0.000 r  genblk1[2].note_proc_inst/note_inst/count_reg[12]/C
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[2].note_proc_inst/note_inst/count_reg[12]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[2].note_proc_inst/note_inst/count_reg[12]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[2].note_proc_inst/note_inst/count_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[2].note_proc_inst/note_inst/count_reg[9]_i_1_n_4
    SLICE_X11Y69         FDRE                                         r  genblk1[2].note_proc_inst/note_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].note_proc_inst/note_inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].note_proc_inst/note_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  genblk1[8].note_proc_inst/note_inst/count_reg[12]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[8].note_proc_inst/note_inst/count_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    genblk1[8].note_proc_inst/note_inst/count_reg[12]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[8].note_proc_inst/note_inst/count_reg[9]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[8].note_proc_inst/note_inst/count_reg[9]_i_1__1_n_4
    SLICE_X1Y56          FDRE                                         r  genblk1[8].note_proc_inst/note_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].note_proc_inst/note_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].note_proc_inst/note_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  genblk1[9].note_proc_inst/note_inst/count_reg[4]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[9].note_proc_inst/note_inst/count_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    genblk1[9].note_proc_inst/note_inst/count_reg[4]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[9].note_proc_inst/note_inst/count_reg[1]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[9].note_proc_inst/note_inst/count_reg[1]_i_1__2_n_4
    SLICE_X1Y58          FDRE                                         r  genblk1[9].note_proc_inst/note_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].note_proc_inst/note_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].note_proc_inst/note_inst/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE                         0.000     0.000 r  genblk1[2].note_proc_inst/note_inst/count_reg[8]/C
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[2].note_proc_inst/note_inst/count_reg[8]/Q
                         net (fo=4, routed)           0.123     0.264    genblk1[2].note_proc_inst/note_inst/count_reg[8]
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.372 r  genblk1[2].note_proc_inst/note_inst/count_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    genblk1[2].note_proc_inst/note_inst/count_reg[5]_i_1_n_4
    SLICE_X11Y68         FDRE                                         r  genblk1[2].note_proc_inst/note_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].note_proc_inst/note_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].note_proc_inst/note_inst/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE                         0.000     0.000 r  genblk1[10].note_proc_inst/note_inst/count_reg[5]/C
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[10].note_proc_inst/note_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.117     0.258    genblk1[10].note_proc_inst/note_inst/count_reg[5]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  genblk1[10].note_proc_inst/note_inst/count_reg[5]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     0.373    genblk1[10].note_proc_inst/note_inst/count_reg[5]_i_1__3_n_7
    SLICE_X3Y55          FDRE                                         r  genblk1[10].note_proc_inst/note_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/note_inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/note_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/note_inst/count_reg[12]/C
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/note_inst/count_reg[12]/Q
                         net (fo=4, routed)           0.117     0.258    genblk1[3].note_proc_inst/note_inst/count_reg[12]
    SLICE_X15Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  genblk1[3].note_proc_inst/note_inst/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.373    genblk1[3].note_proc_inst/note_inst/count_reg[12]_i_1__0_n_7
    SLICE_X15Y69         FDRE                                         r  genblk1[3].note_proc_inst/note_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/note_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/note_inst/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/note_inst/count_reg[8]/C
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/note_inst/count_reg[8]/Q
                         net (fo=4, routed)           0.117     0.258    genblk1[3].note_proc_inst/note_inst/count_reg[8]
    SLICE_X15Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  genblk1[3].note_proc_inst/note_inst/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.373    genblk1[3].note_proc_inst/note_inst/count_reg[8]_i_1__0_n_7
    SLICE_X15Y68         FDRE                                         r  genblk1[3].note_proc_inst/note_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------





