============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:15:27 pm
  Module:                 ms_es_ordered_bs_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                     Type       Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                          launch                                    0 R 
(ms_es_ordered_bs_by4_line_10_9_1)   ext delay                      +100     100 R 
bin_data_in[0][1]                    in port           6 14.7   20    +0     100 R 
TOP/bin_data_in[0][1] 
  genblk1[0].genblk1.sng/bin_in[0][1] 
    genblk2[0].max_comparator/bin_in[0][1] 
      g48/B                                                           +0     100   
      g48/Y                          OR2X1             1  2.4   22   +50     150 R 
      g47/B                                                           +0     150   
      g47/Y                          OR2X1             3  6.9   43   +64     215 R 
    genblk2[0].max_comparator/sn_out 
  genblk1[0].genblk1.sng/sn_out[0] 
  g105/B                                                              +0     215   
  g105/Y                             AND2X1            1  3.8   37   +45     260 R 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      p1/a[2] 
        p1/a[2] 
          fa0/b 
            g20/B                                                     +0     260   
            g20/YS                   HAX1              1  3.4   17   +59     319 F 
          fa0/s 
          ha0/b 
            g17/B                                                     +0     319   
            g17/YS                   HAX1              1  4.0   19   +59     378 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                        +0     378   
        g168/YC                      HAX1              1 10.9   41   +69     447 F 
        g167/A                                                        +0     447   
        g167/YC                      FAX1              1  7.1   29   +92     539 F 
        g166/C                                                        +0     539   
        g166/YS                      FAX1              1 10.3   56   +95     634 R 
      p1/y[2] 
      g205/B                                                          +0     634   
      g205/YS                        FAX1              2 15.2   79  +118     751 R 
    par_ctr/y[2] 
    g31/A                                                             +0     751   
    g31/Y                            OR2X1             1  2.5   19   +40     792 R 
    g30/A                                                             +0     792   
    g30/Y                            OR2X1             1  2.5   23   +40     831 R 
    g29/A                                                             +0     831   
    g29/Y                            OR2X1             4 16.4   88   +83     914 R 
    ctr/en 
      g211/S                                                          +0     914   
      g211/Y                         MUX2X1            1  1.5   12   +44     958 F 
      g210/A                                                          +0     958   
      g210/Y                         INVX1             1  2.0    0    +1     959 R 
      countval_reg[0]/D              DFFSR                            +0     959   
      countval_reg[0]/CLK            setup                       0   +70    1029 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                                5000 R 
                                     uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3921ps 
Start-point  : bin_data_in[0][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/D
