#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Apr  9 14:43:05 2017
# Process ID: 6047
# Current directory: /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_100M_0.tcl
# Log file: /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/design_1_rst_ps7_0_100M_0.vds
# Journal file: /home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.runs/design_1_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.555 ; gain = 134.082 ; free physical = 850 ; free virtual = 12749
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/jsk_027/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/jsk_027/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (7#1) [/home/jsk_027/PSOC_ED/EdgeDetection/project_1_vivado/project_1_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.031 ; gain = 175.559 ; free physical = 778 ; free virtual = 12677
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.031 ; gain = 175.559 ; free physical = 766 ; free virtual = 12665
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1446.594 ; gain = 0.004 ; free physical = 372 ; free virtual = 12272
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 281 ; free virtual = 12181
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 281 ; free virtual = 12181
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 281 ; free virtual = 12181
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 280 ; free virtual = 12181
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 279 ; free virtual = 12180
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.594 ; gain = 512.121 ; free physical = 260 ; free virtual = 12161
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1446.598 ; gain = 444.621 ; free physical = 262 ; free virtual = 12163
