Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jan  9 14:20:57 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   197 |
| Unused register locations in slices containing registers |   551 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             481 |          189 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             545 |          228 |
| Yes          | No                    | No                     |             418 |          118 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1520 |          507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                Enable Signal                                                                                                |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                          | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[1]          |                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[1]          |                                                                                                                                                                    |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                            | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                            |                                                                                                                                                                    |                1 |              1 |
| ~design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                             |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                            |                                                                                                                                                                    |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0           |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                 |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                 |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                 |                1 |              1 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                             |                                                                                                                                                                    |                1 |              2 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                             |                                                                                                                                                                    |                2 |              2 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                   |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                                  | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                              | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16][0]                                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24][0]                                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32][0]                                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40][0]                                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                               | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48][0]                                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]_0[0]                               | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                   | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                                      | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                              | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                   | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0_n_0                      | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                   | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                         | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1_n_0                                           | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0_n_0                     | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_CS_RD/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/bus_struct_reset[0]                                                                                                                   |                1 |              4 |
| ~design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/global_mem/axi_interconnect_0/xbar/inst/m_valid_i_i_1__6_n_0                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                    |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_WR_EOC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                    | design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/mb0/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_CS_RD/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                          | design_1_i/mb0/axi_max11046_0_CS_RD/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_WR_EOC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | design_1_i/mb0/axi_max11046_0_WR_EOC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                             | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                         | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                         | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                2 |              6 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                                    |                1 |              6 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                         |                                                                                                                                                                    |                2 |              6 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                        |                                                                                                                                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                         | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                            | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                         | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                            | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                         | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                            | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                         | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                       | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                            | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                3 |              8 |
| ~design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                    | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | design_1_i/mb0/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                2 |              8 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                       |                2 |              8 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                 |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                       |                2 |              8 |
|  design_1_i/mb0/mdm_1/U0/Dbg_Update_31                          | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                      |                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                3 |              9 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                          | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                       | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                          |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[14]_i_1__0_n_0                                                                |                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[14]_i_1_n_0                                                                   |                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[12]_i_1_n_0                                                                | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                             | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                               |                                                                                                                                                                    |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                       | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                        | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in_0                                                                                  |                                                                                                                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[47]_0                                                                     |                                                                                                                                                                    |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                 |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_CS_RD/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_WR_EOC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                      |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[16]                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                       | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[15]_i_1_n_0                                                                                                  | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/E[0]                                                                | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_jb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_gpio_pmod_ja/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                           |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                                    |                4 |             21 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                             | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                               |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                     | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                            | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                            | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             30 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                   |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                    | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                          |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                      | design_1_i/mb0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                             | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                         | design_1_i/mb0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                               |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                                    |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               19 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                      |                                                                                                                                                                    |               13 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                  |                                                                                                                                                                    |               15 |             46 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mb0/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                            |                                                                                                                                                                    |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                                    |               11 |             75 |
|  design_1_i/mb0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                             |                                                                                                                                                                    |               30 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               33 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[32]                                                                                                              |                                                                                                                                                                    |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               66 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design_1_i/mb0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                        |               86 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                                                             |                                                                                                                                                                    |              163 |            414 |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    57 |
| 5      |                     4 |
| 6      |                     5 |
| 7      |                     2 |
| 8      |                    29 |
| 9      |                     1 |
| 10     |                     2 |
| 13     |                    24 |
| 14     |                     2 |
| 15     |                     3 |
| 16+    |                    47 |
+--------+-----------------------+


