
---------- Begin Simulation Statistics ----------
simSeconds                                   0.651641                       # Number of seconds simulated (Second)
simTicks                                 651640833529                       # Number of ticks simulated (Tick)
finalTick                                651640833529                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1013.58                       # Real time elapsed on the host (Second)
hostTickRate                                642908304                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1499516                       # Number of bytes of host memory used (Byte)
simInsts                                    447525329                       # Number of instructions simulated (Count)
simOps                                      492996822                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   441528                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     486390                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       782281913                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.748017                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.572077                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.branchPred.lookups_0::NoBranch        32679      0.06%      0.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     14307477     24.76%     24.82% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     14210364     24.60%     49.42% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          605      0.00%     49.42% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     22144196     38.33%     87.75% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      7074286     12.24%     99.99% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            4      0.00%     99.99% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         5456      0.01%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      57775067                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch        10972      2.84%      2.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       116609     30.14%     32.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        25402      6.57%     39.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect           58      0.01%     39.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond       156467     40.44%     80.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        77348     19.99%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            4      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond           27      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total       386887                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          160      0.16%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return         5236      5.14%      5.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect        10788     10.60%     15.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           93      0.09%     15.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        85135     83.62%     99.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          323      0.32%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           77      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       101812                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch        21706      0.04%      0.04% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     14190867     24.73%     24.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     14184962     24.72%     49.48% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          547      0.00%     49.48% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     21987729     38.31%     87.80% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      6996938     12.19%     99.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         5429      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     57388178                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch          160      0.16%      0.16% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return         5236      5.14%      5.30% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect        10788     10.60%     15.90% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           93      0.09%     15.99% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        85135     83.62%     99.61% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          323      0.32%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           77      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       101812                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     16557453     28.66%     28.66% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     26909470     46.58%     75.23% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     14307475     24.76%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          669      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     57775067                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        25012     24.61%     24.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        71365     70.21%     94.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect         5233      5.15%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           39      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       101649                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         22182177                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      5644161                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           101812                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         11147                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        35715                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        66097                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            57775067                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               30149                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               30358879                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.525467                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          11487                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           6061                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               669                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            5392                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch        32679      0.06%      0.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     14307477     24.76%     24.82% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     14210364     24.60%     49.42% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          605      0.00%     49.42% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     22144196     38.33%     87.75% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      7074286     12.24%     99.99% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            4      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         5456      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     57775067                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch        32679      0.12%      0.12% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     14307473     52.19%     52.31% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect        12253      0.04%     52.35% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          605      0.00%     52.35% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     13056964     47.63%     99.98% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          754      0.00%     99.98% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            4      0.00%     99.98% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         5456      0.02%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     27416188                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect        10788     35.78%     35.78% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     35.78% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        19038     63.15%     98.93% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          323      1.07%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        30149                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect        10788     35.78%     35.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     35.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        19038     63.15%     98.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          323      1.07%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        30149                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         6061                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          669                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         5392                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          170                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         6235                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            14327578                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              14332937                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            142069                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              14190867                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           14185631                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect             5236                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commitStats0.numInsts           447525329                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             492996822                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.748017                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.572077                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    296334433     60.11%     60.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      3797211      0.77%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd      3862350      0.78%     61.66% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp      3688816      0.75%     62.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt      3672412      0.74%     63.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv      1806446      0.37%     63.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc      9291219      1.88%     65.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult      1946764      0.39%     65.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc        93740      0.02%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt          100      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     65.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    102487768     20.79%     86.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     66015563     13.39%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    492996822                       # Class of committed instruction. (Count)
system.cpu0.dcache.demandHits::cpu0.data    143358256                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total        143358256                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data    143358480                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total       143358480                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1021086                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1021086                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1021110                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1021110                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 367614348752                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 367614348752                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 367614348752                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 367614348752                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data    144379342                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total    144379342                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data    144379590                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total    144379590                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.007072                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.007072                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.007072                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.007072                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 360022.905761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 360022.905761                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 360014.443842                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 360014.443842                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       530153                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           530153                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       235874                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       235874                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       235874                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       235874                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       785212                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       785212                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       785231                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       785231                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::cpu0.data           11                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           11                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 218209336338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 218209336338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 218218765898                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 218218765898                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.005439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.005439                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.005439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.005439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 277898.626534                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 277898.626534                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 277903.910948                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 277903.910948                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                784744                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data      3623191                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total      3623191                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           25                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           25                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      5250399                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      5250399                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data      3623216                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total      3623216                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.000007                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.000007                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 210015.960000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 210015.960000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data           25                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total           25                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data      5208749                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total      5208749                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.000007                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 208349.960000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 208349.960000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     81699400                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       81699400                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       292041                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       292041                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  44032988923                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  44032988923                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     81991441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     81991441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.003562                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.003562                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 150776.736564                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 150776.736564                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data           34                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total           34                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       292007                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       292007                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  43535178960                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  43535178960                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.003561                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.003561                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 149089.504567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 149089.504567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data          224                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          224                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data           24                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           24                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data          248                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          248                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.096774                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.096774                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data           19                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total           19                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data      9429560                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total      9429560                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.076613                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.076613                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 496292.631579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 496292.631579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data      3623216                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total      3623216                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data      3623216                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total      3623216                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.hits::cpu0.data     61658856                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      61658856                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       729045                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       729045                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data 323581359829                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 323581359829                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     62387901                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     62387901                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.011686                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.011686                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 443842.780389                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 443842.780389                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       235840                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       235840                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       493205                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       493205                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::cpu0.data           11                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total           11                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data 174674157378                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 174674157378                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.007905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.007905                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 354161.367744                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 354161.367744                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.714935                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs           151390143                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            785256                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            192.790813                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             952952                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.714935                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          427                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           41                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         304037300                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        304037300                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps       480835                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch2.intInstructions          233878051                       # Number of integer instructions successfully decoded (Count)
system.cpu0.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu0.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu0.fetch2.loadInstructions          84756070                       # Number of memory load instructions successfully decoded (Count)
system.cpu0.fetch2.storeInstructions         40774914                       # Number of memory store instructions successfully decoded (Count)
system.cpu0.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    123968328                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        123968328                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    123968328                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       123968328                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1707                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1707                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1707                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1707                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst   4088149919                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   4088149919                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst   4088149919                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   4088149919                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst    123970035                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    123970035                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    123970035                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    123970035                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 2394932.582894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 2394932.582894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 2394932.582894                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 2394932.582894                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1201                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1201                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1707                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1707                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1707                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1707                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst   4085306057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   4085306057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst   4085306057                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   4085306057                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 2393266.582894                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 2393266.582894                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 2393266.582894                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 2393266.582894                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1201                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    123968328                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      123968328                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1707                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1707                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst   4088149919                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   4088149919                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    123970035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    123970035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 2394932.582894                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 2394932.582894                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1707                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1707                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst   4085306057                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   4085306057                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 2393266.582894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 2393266.582894                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          502.066132                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           123970035                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1707                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          72624.507909                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             448154                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   502.066132                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.980598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.980598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          413                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         247941777                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        247941777                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts               447525329                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 492996822                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  161                       # Number of system calls (Count)
system.cpu1.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   inf                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      inf                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu1.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu1.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu1.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu1.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu1.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   inf                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      inf                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu2.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu2.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu2.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu2.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu2.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               2                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   inf                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      inf                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch2.intInstructions                  0                       # Number of integer instructions successfully decoded (Count)
system.cpu3.fetch2.fpInstructions                   0                       # Number of floating point instructions successfully decoded (Count)
system.cpu3.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu3.fetch2.loadInstructions                 0                       # Number of memory load instructions successfully decoded (Count)
system.cpu3.fetch2.storeInstructions                0                       # Number of memory store instructions successfully decoded (Count)
system.cpu3.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       833                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   328                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 70602                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     70930                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  328                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                70602                       # number of overall hits (Count)
system.l2.overallHits::total                    70930                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                1379                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              714654                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  716033                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               1379                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             714654                       # number of overall misses (Count)
system.l2.overallMisses::total                 716033                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst     4075247582                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   214888206155                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       218963453737                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst    4075247582                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  214888206155                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      218963453737                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              1707                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            785256                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                786963                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             1707                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           785256                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               786963                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.807850                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.910090                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.909869                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.807850                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.910090                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.909869                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 2955219.421320                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 300688.453650                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    305800.785351                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 2955219.421320                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 300688.453650                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   305800.785351                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               481399                       # number of writebacks (Count)
system.l2.writebacks::total                    481399                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                27                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    34                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data               27                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   34                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            1372                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          714627                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              715999                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           1372                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         714627                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             715999                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu0.data           11                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total            11                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst   4051293016                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 202673897342                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   206725190358                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst   4051293016                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 202673897342                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  206725190358                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.803749                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.910056                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.909825                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.803749                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.910056                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.909825                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 2952837.475219                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 283607.948401                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 288722.736146                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 2952837.475219                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 283607.948401                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 288722.736146                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         708500                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           19                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             19                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            328                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                328                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         1379                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1379                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst   4075247582                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   4075247582                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         1707                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1707                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.807850                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.807850                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 2955219.421320                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 2955219.421320                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         1372                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1372                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst   4051293016                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   4051293016                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.803749                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.803749                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 2952837.475219                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 2952837.475219                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data             10577                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 10577                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          482628                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              482628                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data 173254072306                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   173254072306                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        493205                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            493205                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.978555                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.978555                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 358980.565375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 358980.565375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       482628                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          482628                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data 165012687661                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 165012687661                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.978555                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.978555                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 341904.505460                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 341904.505460                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         60025                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             60025                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       232026                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          232026                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  41634133849                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  41634133849                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       292051                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        292051                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.794471                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.794471                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 179437.364127                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 179437.364127                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data           27                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            27                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       231999                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       231999                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  37661209681                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  37661209681                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.794378                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.794378                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 162333.500063                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 162333.500063                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu0.data           11                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total           11                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         1143                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1143                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1143                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1143                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       530153                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           530153                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       530153                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       530153                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8171.467160                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1557776                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     716692                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.173564                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       7.761517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        8.303376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     8155.402267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.001014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.995533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   15                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  140                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  666                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4761                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2610                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   13179324                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  13179324                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst           87808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data        45736128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            45823936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst        87808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           87808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     30809536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu0.data           11                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         30809547                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             1372                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data           714627                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               715999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         481399                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu0.data              11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              481410                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst             134749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data           70186099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               70320848                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst         134749                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             134749                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         47279935                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu0.data                17                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              47279951                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         47279935                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst            134749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data          70186116                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             117600799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              233371                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  11                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 11                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        481399                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            225971                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             482628                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            482628                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         233371                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2139390                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2139390                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     76633483                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 76633483                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             716010                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   716010    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               716010                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          9345149903                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         9547815929                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1423369                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       707392                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             293758                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 11                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                11                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1011552                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1201                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           481692                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            493205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           493205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1707                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        292051                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         4615                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      2355278                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2359893                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       186112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     84186187                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                84372299                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          708500                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30809536                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1495474                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.010860                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.103715                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1479244     98.91%     98.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   16219      1.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      11      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1495474                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 651640833529                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2195486454                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           4272449                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1962386371                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1572908                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       785948                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        15079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1148                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu0.idleCycles                      236068271                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu0.tickCycles                      546213642                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu1.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu2.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu2.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu3.tickCycles                              2                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
