// Seed: 2599928284
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2
);
  reg id_3 = id_3 / id_2;
  assign id_3 = id_2 == 1;
  assign id_1 = 1;
  always @(*) begin
    id_3 <= 1;
    id_1 = 1;
  end
  logic id_4;
endmodule
